austinharris / gem5-riscvLinks
☆13Updated 10 years ago
Alternatives and similar repositories for gem5-riscv
Users that are interested in gem5-riscv are comparing it to the libraries listed below
Sorting:
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated last week
- ☆88Updated 2 years ago
- RISC-V Virtual Prototype☆44Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 7 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Next generation CGRA generator☆114Updated this week
- The Task Parallel System Composer (TaPaSCo)☆111Updated 4 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- A vector processor implemented in Chisel☆21Updated 11 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- APB UVC ported to Verilator☆11Updated last year
- The OpenPiton Platform☆29Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago