austinharris / gem5-riscv
☆12Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for gem5-riscv
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- RTLCheck☆17Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆49Updated 4 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Fast TLB simulator for RISC-V systems☆13Updated 5 years ago
- Documentation for the BOOM processor☆47Updated 7 years ago
- ☆26Updated 7 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆42Updated 3 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 10 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago