Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆17Aug 6, 2026Updated this week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆95Jul 22, 2026Updated 2 weeks ago
- Accelerator Zoo☆21Oct 14, 2025Updated 9 months ago
- ☆17Jul 1, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated this week
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆144Updated this week
- whatever it means☆18Jun 10, 2026Updated 2 months ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆41May 17, 2022Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 8 months ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 4 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- AFU framework for streaming applications with CAPI.☆13Mar 5, 2018Updated 8 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆21Jan 17, 2025Updated last year
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- Unofficial clone of SESC. Builds with modern C++ compilers.☆18Jan 17, 2022Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- ☆12Feb 16, 2019Updated 7 years ago
- A high-efficiency system-on-chip for floating-point compute workloads.☆52Jan 13, 2025Updated last year
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated last month
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆18Mar 11, 2026Updated 4 months ago
- Verified graph rewriting (for dataflow circuits).☆27Jul 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 11 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- ☆20Sep 28, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago