pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆14Updated last week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 weeks ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 10 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆76Updated this week
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 months ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆35Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆56Updated 3 years ago
- Pulp virtual platform☆23Updated 2 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆80Updated last year
- The multi-core cluster of a PULP system.☆108Updated last week
- ☆15Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- corundum work on vu13p☆19Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆61Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago