pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆14Updated this week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆22Updated 4 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 3 weeks ago
- corundum work on vu13p☆22Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- SmartNIC☆14Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- An open-source custom cache generator.☆34Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆90Updated 2 weeks ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- ☆59Updated 3 years ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 3 years ago
- The multi-core cluster of a PULP system.☆111Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆35Updated 4 years ago