pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆13Updated last month
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆36Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- Simple runtime for Pulp platforms☆48Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆56Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Pulp virtual platform☆23Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- An open-source custom cache generator.☆34Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆65Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago