pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆13Updated 2 weeks ago
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆25Updated this week
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆33Updated 2 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- corundum work on vu13p☆18Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- Chisel Cheatsheet☆33Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆15Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Pulp virtual platform☆23Updated 2 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- ☆15Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago