Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆14Updated this week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- ☆13Jul 25, 2024Updated last year
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 9 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- ☆14Sep 27, 2021Updated 4 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆20Sep 28, 2024Updated last year
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- ☆20Jul 7, 2017Updated 8 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Jul 5, 2025Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆64Oct 14, 2025Updated 4 months ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆44Updated this week
- ☆21Jul 28, 2016Updated 9 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Sep 12, 2024Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆62Jun 27, 2025Updated 8 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆36Feb 21, 2024Updated 2 years ago
- ☆39Jan 19, 2023Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- Example implementation of stack tokens for Rust☆33Nov 23, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- Building the linear algebra game!☆10Dec 2, 2024Updated last year
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Aug 9, 2025Updated 6 months ago
- IPDK Networking Recipe (P4 Control Plane)☆40Feb 18, 2026Updated last week
- build a simple key value store based on LSM tree like rocksdb/leveldb☆41Mar 16, 2020Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆101Feb 20, 2026Updated last week
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago