pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆14Updated last week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 3 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- ☆78Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆15Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Simple runtime for Pulp platforms☆49Updated last week
- An open-source custom cache generator.☆34Updated last year
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Pulp virtual platform☆23Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- SmartNIC☆14Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 3 weeks ago