pulp-platform / hciLinks
Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores
☆14Updated last week
Alternatives and similar repositories for hci
Users that are interested in hci are comparing it to the libraries listed below
Sorting:
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- An open-source custom cache generator.☆34Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- SmartNIC☆14Updated 6 years ago
- corundum work on vu13p☆21Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆80Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆31Updated 9 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- ☆80Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆15Updated 4 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago