RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆111Jul 28, 2026Updated last week
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆27Jan 6, 2026Updated 7 months ago
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated 2 weeks ago
- GEMM and GEMM-Ops accelerator for PULP systems☆112Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- ☆36Jul 29, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆165Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆18Mar 26, 2026Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆356Updated this week
- ☆16May 6, 2026Updated 3 months ago
- Generic Register Interface (contains various adapters)☆141Jul 29, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆225Updated this week
- Coverview☆32Jul 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog file list pruner☆18Updated this week
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated 3 weeks ago
- ☆161Jun 8, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆42Jul 12, 2026Updated 3 weeks ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆325Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,649Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆91Apr 1, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 3 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,056Updated this week
- ☆16May 25, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆534Updated this week
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆627Jul 24, 2026Updated last week
- ☆25Apr 17, 2026Updated 3 months ago
- Common SystemVerilog components☆776Jul 29, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆707Jul 17, 2026Updated 2 weeks ago
- The official NaplesPU hardware code repository☆35Jul 27, 2019Updated 7 years ago
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Jul 15, 2026Updated 3 weeks ago