RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆106May 22, 2026Updated 3 weeks ago
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 5 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 10 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- ☆35Jun 12, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆341Jun 12, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆306Jun 12, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆218Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- ☆15May 25, 2026Updated 3 weeks ago
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Simple runtime for Pulp platforms☆52Jun 8, 2026Updated last week
- ☆25Updated this week
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 6 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Updated this week
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- ☆142Jun 8, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- A Rocket-based RISC-V superscalar in-order core☆41Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 8, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- ☆16May 6, 2026Updated last month
- A Heterogeneous GPU Platform for AI and Neural Graphics☆60Updated this week
- Common SystemVerilog components☆757Jun 5, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆614May 26, 2026Updated 3 weeks ago
- Coverview☆32Jun 3, 2026Updated 2 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆244May 12, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆148Apr 23, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Jun 12, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 2 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆230Updated this week