openhwgroup / cv-hpdcacheLinks
RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆84Updated this week
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆62Updated last year
- ☆96Updated last year
- A Fast, Low-Overhead On-chip Network☆211Updated this week
- Pure digital components of a UCIe controller☆63Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- General Purpose AXI Direct Memory Access☆51Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- ☆59Updated 4 years ago
- BlackParrot on Zynq☆42Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago