openhwgroup / cv-hpdcacheLinks
RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆77Updated this week
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below
Sorting:
- Advanced Architecture Labs with CVA6☆61Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- ☆95Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- BlackParrot on Zynq☆41Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆84Updated this week
- RISC-V Verification Interface☆92Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆108Updated last week
- ☆58Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago