RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆104Apr 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆24Jan 6, 2026Updated 4 months ago
- The multi-core cluster of a PULP system.☆113Apr 29, 2026Updated last week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 9 months ago
- ☆35Apr 28, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Fast, Low-Overhead On-chip Network☆288Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆149Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆333Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆131Jul 11, 2025Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆208Apr 8, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆24Apr 12, 2026Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆139Feb 24, 2026Updated 2 months ago
- ☆14Jun 7, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog Linter based on pyslang☆32May 5, 2025Updated last year
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated 3 months ago
- A reliable, real-time subsystem for the Carfield SoC☆20Dec 2, 2025Updated 5 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319Apr 15, 2026Updated 3 weeks ago
- ☆136Apr 24, 2026Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 29, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Heterogeneous GPU Platform for AI and Neural Graphics☆50May 3, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆515Apr 24, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,566Apr 22, 2026Updated 2 weeks ago
- ☆15Mar 9, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,922Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆594Updated this week
- Coverview☆28Jan 29, 2026Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆229Apr 27, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆30Apr 24, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel RISC-V Vector 1.0 Implementation☆145Apr 23, 2026Updated 2 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,171Feb 21, 2026Updated 2 months ago
- Common SystemVerilog components☆743Updated this week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆263Updated this week
- A Linux-capable RISC-V multicore for and by the world☆800Apr 24, 2026Updated 2 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆220Apr 24, 2026Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆87Feb 5, 2026Updated 3 months ago