openhwgroup / cv-hpdcacheView external linksLinks
RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆98Feb 6, 2026Updated last week
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆267Jan 28, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- ☆33Nov 24, 2025Updated 2 months ago
- A reliable, real-time subsystem for the Carfield SoC☆18Dec 2, 2025Updated 2 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last week
- ☆14Mar 26, 2025Updated 10 months ago
- SystemVerilog file list pruner☆16Updated this week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 7, 2026Updated last week
- Library of open source PDKs☆65Feb 3, 2026Updated last week
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 6 months ago
- ☆13Jun 7, 2021Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- ☆90Feb 4, 2026Updated last week
- RISC-V SIMD Superscalar Dual-Issue Processor☆27Apr 24, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Updated this week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 2 years ago
- Common SystemVerilog components☆706Feb 6, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Coverview☆26Jan 29, 2026Updated 2 weeks ago
- ☆127Aug 14, 2025Updated 6 months ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆239Updated this week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 3 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Oct 5, 2025Updated 4 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 9 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆203Feb 5, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year