RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores
☆101Feb 20, 2026Updated 2 weeks ago
Alternatives and similar repositories for cv-hpdcache
Users that are interested in cv-hpdcache are comparing it to the libraries listed below
Sorting:
- The multi-core cluster of a PULP system.☆111Updated this week
- A Fast, Low-Overhead On-chip Network☆269Feb 27, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Jan 6, 2026Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Feb 24, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆138Updated this week
- ☆34Feb 17, 2026Updated 2 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- SystemVerilog file list pruner☆16Updated this week
- ☆14Feb 23, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆314Feb 11, 2026Updated 3 weeks ago
- Library of open source PDKs☆65Updated this week
- ☆14Jun 7, 2021Updated 4 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 7 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Feb 27, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- ☆93Updated this week
- RISC-V SIMD Superscalar Dual-Issue Processor☆28Apr 24, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- Coverview☆28Jan 29, 2026Updated last month
- ☆132Aug 14, 2025Updated 6 months ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆245Feb 25, 2026Updated last week
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 4 months ago
- SystemVerilog Linter based on pyslang☆31May 5, 2025Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- Structured UVM Course☆65Jan 4, 2024Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆211Updated this week