Alternatives and similar repositories for patmos-llvm

Users that are interested in patmos-llvm are comparing it to the libraries listed below

• chipsalliance / rocket-chip-fpga-shells
  Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards
  ☆20Updated last year
• CTSRD-CHERI / garnet
  Amazon F1-inspired Xilinx VCU118 hardware design framework
  ☆12Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆23Updated 7 years ago
• efeslab / moesi-prime
  ☆15Updated 3 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆35Updated last month
• uec-hanken / tee-hardware
  TEE hardware - based on the chipyard repository - hardware to accelerate TEE
  ☆24Updated 3 years ago
• CTSRD-CHERI / SIMTight
  Synthesisable SIMT-style RISC-V GPGPU
  ☆48Updated 5 months ago
• opencompl / mlir-fuzz
  A enumerator for MLIR, relying on the information given by IRDL.
  ☆20Updated 3 weeks ago
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 7 years ago
• kwonalbert / oram_fpga
  FPGA related files for ORAM
  ☆14Updated 10 years ago
• jiegec / apple-pmu
  Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS
  ☆16Updated last month
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 3 months ago
• scarv / scarv-cpu
  SCARV: a side-channel hardened RISC-V platform
  ☆28Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆50Updated last month
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆49Updated 5 months ago
• antmicro / verilator-old-archived
  ☆22Updated 2 years ago
• freechipsproject / chisel-coverage
  A coverage library for Chisel designs
  ☆11Updated 5 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆16Updated 6 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated 2 years ago
• Lampro-Mellon / Quasar
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆31Updated 4 years ago
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆15Updated last year
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆71Updated 9 months ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 8 months ago
• ucb-bar / cva6-wrapper
  Wrapper for ETH Ariane Core
  ☆21Updated 3 months ago
• openhwgroup / corev-llvm-project
  ☆18Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 months ago