BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
☆37Feb 28, 2026Updated last week
Alternatives and similar repositories for bsg_replicant
Users that are interested in bsg_replicant are comparing it to the libraries listed below
Sorting:
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Mar 2, 2026Updated last week
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆16May 10, 2019Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Learn and build GPU RTL from scratch☆18Aug 1, 2025Updated 7 months ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- ☆14Jul 14, 2015Updated 10 years ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Everything needed for ulx3s FPGA☆15Oct 12, 2020Updated 5 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- Icestudio collection with the blocks of the FPGA Jedi hardware Academy☆40Jun 28, 2024Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Jan 13, 2023Updated 3 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Mar 5, 2018Updated 8 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago