BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
☆39Sep 21, 2026Updated last month
Alternatives and similar repositories for bsg_replicant
Users that are interested in bsg_replicant are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tile based architecture designed for computing efficiency, scalability and generality☆305Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Sep 22, 2026Updated last month
- IP-XACT packaging of Pulpino by pulp-platform.org: https://github.com/pulp-platform/pulpino☆11Dec 11, 2019Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- A CSV file parser, written in SystemVerilog☆26Jul 13, 2016Updated 10 years ago
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated last week
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- PyTorch compilation tutorial covering TorchScript, torch.fx, and Slapo☆17Mar 13, 2023Updated 3 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 9 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 8 years ago
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- LLVM's loop analysis theory (Scalar Evolution) formalized in Coq☆10Nov 17, 2018Updated 7 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 4 months ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Contains examples to start with Kactus2.☆27Aug 5, 2024Updated 2 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- A tool for synthesizing Verilog programs☆125Aug 25, 2025Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Everything needed for ulx3s FPGA☆16Oct 12, 2020Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Jul 3, 2024Updated 2 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆15Jan 30, 2024Updated 2 years ago
- ☆15May 10, 2019Updated 7 years ago