lowRISC / lowrisc-toolchains
UNSUPPORTED INTERNAL toolchain builds
☆32Updated last month
Related projects ⓘ
Alternatives and complementary repositories for lowrisc-toolchains
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Updated last year
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆60Updated 7 months ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- ☆39Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- ☆40Updated 5 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Multi-Technology RAM with AHB3Lite interface☆20Updated 6 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Announcements related to Verilator☆38Updated 4 years ago
- The multi-core cluster of a PULP system.☆56Updated last week
- Generic Register Interface (contains various adapters)☆99Updated last month
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 3 months ago
- ☆46Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆44Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆129Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆41Updated 2 weeks ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- FuseSoC standard core library☆112Updated 3 weeks ago
- RISC-V Configuration Structure☆36Updated last week
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago