lowRISC / lowrisc-toolchainsLinks
UNSUPPORTED INTERNAL toolchain builds
☆39Updated 3 weeks ago
Alternatives and similar repositories for lowrisc-toolchains
Users that are interested in lowrisc-toolchains are comparing it to the libraries listed below
Sorting:
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆47Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆97Updated last week
- ☆95Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- RISC-V Nexus Trace TG documentation and reference code☆51Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- ☆29Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆28Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆55Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆135Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago