UNSUPPORTED INTERNAL toolchain builds
☆47Feb 24, 2026Updated 3 weeks ago
Alternatives and similar repositories for lowrisc-toolchains
Users that are interested in lowrisc-toolchains are comparing it to the libraries listed below
Sorting:
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- RISC-V Functional ISA Simulator☆20Updated this week
- Labs for the Ibex Demo System☆17Nov 18, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,797Feb 17, 2026Updated last month
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆60Mar 10, 2026Updated last week
- APB master and slave developed in RTL.☆23Oct 25, 2025Updated 4 months ago
- ☆14Mar 9, 2026Updated last week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆302Feb 4, 2026Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆463May 15, 2025Updated 10 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆36Nov 30, 2022Updated 3 years ago
- ☆10Oct 18, 2024Updated last year
- ☆103Aug 19, 2025Updated 7 months ago
- ☆97Mar 5, 2026Updated 2 weeks ago
- A demo system for Ibex including debug support and some peripherals☆94Jan 21, 2026Updated 2 months ago
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 5 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Command line loader program for the Au and Cu☆14Nov 28, 2023Updated 2 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated last week
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- FuseSoC standard core library☆157Mar 11, 2026Updated last week
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆31Dec 11, 2025Updated 3 months ago