UNSUPPORTED INTERNAL toolchain builds
☆48Feb 24, 2026Updated 5 months ago
Alternatives and similar repositories for lowrisc-toolchains
Users that are interested in lowrisc-toolchains are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- Simple runtime for Pulp platforms☆54Jul 7, 2026Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic Register Interface (contains various adapters)☆141Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆95Jul 22, 2026Updated 2 weeks ago
- RISC-V Functional ISA Simulator☆20May 28, 2026Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆229Jan 11, 2026Updated 6 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- A demo system for Ibex including debug support and some peripherals☆98Jul 16, 2026Updated 3 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Description of a RISC-V architecture based on MIPS 3000☆14Apr 24, 2023Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆34Jun 12, 2023Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- ☆11Oct 18, 2024Updated last year
- ☆108Aug 19, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆67Jul 17, 2026Updated 3 weeks ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- Hardware Description Language Translator☆19Updated this week
- Security Test Benchmark for Computer Architectures☆20Sep 24, 2025Updated 10 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆27Aug 23, 2021Updated 4 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆113Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 9 months ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆21Feb 27, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- Command line loader program for the Au and Cu☆14Nov 28, 2023Updated 2 years ago
- ☆16May 6, 2026Updated 3 months ago
- The RISC-V External Debug Security Specification☆20Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week