Verilog Configurable Cache
☆192Feb 17, 2026Updated last week
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below
Sorting:
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 6 months ago
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated last week
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Common SystemVerilog components☆713Updated this week
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆18Updated this week
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆136Feb 14, 2026Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,965Feb 27, 2025Updated last year
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆112Sep 24, 2025Updated 5 months ago
- ☆89Aug 26, 2025Updated 6 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Feb 21, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆225Aug 25, 2020Updated 5 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Bus bridges and other odds and ends☆639Apr 14, 2025Updated 10 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 11, 2026Updated 2 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 5 months ago