IObundle / iob-cacheLinks
Verilog Configurable Cache
☆181Updated 8 months ago
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆188Updated 2 years ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- Code used in☆193Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- RISC-V System on Chip Template☆159Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V Verification Interface☆100Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- VeeR EL2 Core☆294Updated last week
- RISC-V Torture Test☆197Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- ☆182Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- ☆97Updated last year
- Generic Register Interface (contains various adapters)☆126Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- ☆336Updated 11 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 2 weeks ago