Verilog Configurable Cache
☆200Jun 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V System on Chip Template☆163May 21, 2026Updated last month
- Coarse Grained Reconfigurable Array Generator☆20Jun 8, 2026Updated 3 weeks ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Various caches written in Verilog-HDL☆133Apr 24, 2015Updated 11 years ago
- a Python framework for managing embedded HW/SW projects☆21Jun 10, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Synthesizable and Parameterized Cache Controller in Verilog☆48Jun 13, 2023Updated 3 years ago
- Common SystemVerilog components☆762Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆617May 26, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,266Sep 18, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- Verilog AXI components for FPGA implementation☆2,078Feb 27, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆219Jun 23, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- Simple runtime for Pulp platforms☆52Jun 18, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- ☆31Feb 20, 2024Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- ☆14Feb 24, 2025Updated last year
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆63Jul 9, 2020Updated 5 years ago
- Basic Common Modules☆48Updated this week
- Repository gathering basic modules for CDC purpose☆62Dec 31, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- Bus bridges and other odds and ends☆683Jun 2, 2026Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 9 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Jun 5, 2026Updated 3 weeks ago