Verilog Configurable Cache
☆193Mar 9, 2026Updated last week
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below
Sorting:
- RISC-V System on Chip Template☆161Aug 18, 2025Updated 7 months ago
- Coarse Grained Reconfigurable Array☆20Feb 18, 2026Updated last month
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- a Python framework for managing embedded HW/SW projects☆21Feb 26, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- Common SystemVerilog components☆728Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆577Mar 11, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆137Feb 24, 2026Updated 3 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆190Nov 18, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆227Aug 25, 2020Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- ☆29Feb 20, 2024Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- AMBA AXI VIP☆449Jun 28, 2024Updated last year
- Repository gathering basic modules for CDC purpose☆59Dec 31, 2019Updated 6 years ago
- Two Level Cache Controller implementation in Verilog HDL☆60Jul 9, 2020Updated 5 years ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆116Sep 24, 2025Updated 5 months ago
- Bus bridges and other odds and ends☆650Mar 10, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆289Updated this week