Verilog Configurable Cache
☆196Jun 10, 2026Updated last month
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V System on Chip Template☆163Updated this week
- Coarse Grained Reconfigurable Array Generator☆20Jun 8, 2026Updated last month
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- Various caches written in Verilog-HDL☆133Apr 24, 2015Updated 11 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- a Python framework for managing embedded HW/SW projects☆22Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Common SystemVerilog components☆766Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆300Jun 16, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Generic Register Interface (contains various adapters)☆140Jul 2, 2026Updated 2 weeks ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 7 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆193Nov 18, 2024Updated last year
- Verilog AXI components for FPGA implementation☆2,095Feb 27, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Updated this week
- Simple runtime for Pulp platforms☆53Jul 7, 2026Updated 2 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆42Oct 23, 2016Updated 9 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- Two Level Cache Controller implementation in Verilog HDL☆64Jul 9, 2020Updated 6 years ago
- ☆14Updated this week
- ☆32Feb 20, 2024Updated 2 years ago
- AMBA AXI VIP☆468Jun 28, 2024Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- A Fast, Low-Overhead On-chip Network☆319Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Basic Common Modules☆48Updated this week
- Repository gathering basic modules for CDC purpose☆63Dec 31, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆18Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 9 months ago
- Bus bridges and other odds and ends☆688Jun 2, 2026Updated last month
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year