IObundle / iob-cacheLinks
Verilog Configurable Cache
☆183Updated 10 months ago
Alternatives and similar repositories for iob-cache
Users that are interested in iob-cache are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Code used in☆196Updated 8 years ago
- RISC-V System on Chip Template☆159Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- RISC-V Torture Test☆197Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆266Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- VeeR EL2 Core☆297Updated this week
- Generic Register Interface (contains various adapters)☆130Updated last month
- ☆347Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- RISC-V Verification Interface☆103Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- ☆145Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆105Updated last year
- ☆244Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago