ucb-bar / cva6-wrapperLinks
Wrapper for ETH Ariane Core
☆21Updated 5 months ago
Alternatives and similar repositories for cva6-wrapper
Users that are interested in cva6-wrapper are comparing it to the libraries listed below
Sorting:
- A coverage library for Chisel designs☆11Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 4 months ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Useful utilities for BAR projects☆32Updated last year
- ☆14Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- ☆14Updated 4 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 7 months ago
- A DMA Controller for RISCV CPUs☆14Updated 10 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Simple UVM environment for experimenting with Verilator.☆23Updated 4 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated this week
- Network components (NIC, Switch) for FireBox☆19Updated 10 months ago
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 5 months ago
- ☆21Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆65Updated 9 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Open-source non-blocking L2 cache☆48Updated this week