ucb-bar / cva6-wrapper
Wrapper for ETH Ariane Core
☆19Updated 2 weeks ago
Alternatives and similar repositories for cva6-wrapper:
Users that are interested in cva6-wrapper are comparing it to the libraries listed below
- Useful utilities for BAR projects☆31Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 9 months ago
- A Rocket-based RISC-V superscalar in-order core☆31Updated 2 weeks ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆17Updated 4 months ago
- Network components (NIC, Switch) for FireBox☆16Updated 5 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆19Updated last week
- A Scala library for Context-Dependent Environments☆47Updated 11 months ago
- This repo includes XiangShan's function units☆18Updated this week
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆18Updated 2 months ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- AXI X-Bar☆19Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated last week
- Wrappers for open source FPU hardware implementations.☆30Updated 11 months ago
- The PE for the second generation CGRA (garnet).☆17Updated last week
- Chisel Fixed-Point Arithmetic Library☆13Updated 2 months ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆13Updated last week
- Chisel Cheatsheet☆33Updated last year
- ☆13Updated 4 years ago
- Block-diagram style digital logic visualizer☆23Updated 9 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆84Updated this week
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago