ucb-bar / cva6-wrapperLinks
Wrapper for ETH Ariane Core
☆20Updated 4 months ago
Alternatives and similar repositories for cva6-wrapper
Users that are interested in cva6-wrapper are comparing it to the libraries listed below
Sorting:
- Network components (NIC, Switch) for FireBox☆19Updated 8 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 3 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 7 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Useful utilities for BAR projects☆32Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- A Scala library for Context-Dependent Environments☆47Updated last year
- Chisel Fixed-Point Arithmetic Library☆14Updated 6 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- This repo includes XiangShan's function units☆26Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆20Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- ☆14Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated this week
- ☆17Updated this week
- ☆84Updated last month
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Updated 2 months ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆30Updated 4 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆14Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆25Updated last year
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated this week
- Synthesisable SIMT-style RISC-V GPGPU☆38Updated last week