ucb-bar / cva6-wrapper
Wrapper for ETH Ariane Core
☆19Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for cva6-wrapper
- Useful utilities for BAR projects☆30Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 4 months ago
- Wraps the NVDLA project for Chipyard integration☆19Updated 8 months ago
- This repo includes XiangShan's function units☆15Updated 2 weeks ago
- A coverage library for Chisel designs☆11Updated 4 years ago
- Network components (NIC, Switch) for FireBox☆17Updated 3 weeks ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated 2 weeks ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆15Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- Open-source non-blocking L2 cache☆33Updated this week
- A Scala library for Context-Dependent Environments☆46Updated 6 months ago
- An example of on-boarding a PIO block in with duh and wake☆12Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated last year
- AXI X-Bar☆19Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆26Updated this week
- Wrappers for open source FPU hardware implementations.☆31Updated 7 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆80Updated this week
- Floating point modules for CHISEL☆28Updated 10 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated 3 weeks ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆12Updated 3 months ago
- ☆75Updated 2 years ago
- ☆15Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆36Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year