Wrapper for ETH Ariane Core
☆21Sep 2, 2025Updated last year
Alternatives and similar repositories for cva6-wrapper
Users that are interested in cva6-wrapper are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆139May 13, 2022Updated 4 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- ☆86Jun 1, 2022Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆36Sep 30, 2020Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- ☆13Oct 16, 2026Updated 2 weeks ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- ☆92Oct 20, 2026Updated last week
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 2 weeks ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆36Oct 23, 2019Updated 7 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- ☆20Mar 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A scala based simulator for circuits described by a LoFirrtl file☆51Jan 12, 2023Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Code exploration via diagrams☆22Sep 18, 2024Updated 2 years ago
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 11 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- 集成电路设计大赛ARM杯作品，获得2021年ARM企业杯☆17Sep 26, 2021Updated 5 years ago
- ScalaJS Component System☆13Updated this week
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago