ucb-bar / cva6-wrapperLinks
Wrapper for ETH Ariane Core
☆20Updated 2 months ago
Alternatives and similar repositories for cva6-wrapper
Users that are interested in cva6-wrapper are comparing it to the libraries listed below
Sorting:
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 2 months ago
- Network components (NIC, Switch) for FireBox☆19Updated 7 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 6 months ago
- Useful utilities for BAR projects☆31Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- A coverage library for Chisel designs☆11Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated last month
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆14Updated last week
- A Scala library for Context-Dependent Environments☆47Updated last year
- Chisel Fixed-Point Arithmetic Library☆14Updated 5 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11Updated 2 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 4 months ago
- ☆14Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- ☆19Updated 10 months ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Open-source non-blocking L2 cache☆43Updated this week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆85Updated 3 weeks ago
- ☆15Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆13Updated 2 weeks ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆17Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- ☆16Updated 3 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago