☆109Aug 19, 2025Updated last year
Alternatives and similar repositories for pulp-riscv-gnu-toolchain
Users that are interested in pulp-riscv-gnu-toolchain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆128Sep 4, 2026Updated 3 weeks ago
- ☆23Mar 15, 2025Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆498May 8, 2026Updated 4 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆571Nov 26, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,300Aug 26, 2026Updated last month
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆44Oct 29, 2023Updated 2 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 3 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆231Jan 11, 2026Updated 8 months ago
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆281Nov 6, 2024Updated last year
- CORE-V Family of RISC-V Cores☆373Mar 31, 2026Updated 5 months ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,070Updated this week
- Tiny Tapeout GDS Action (using LibreLane)☆29Sep 19, 2026Updated last week
- ☆10Nov 2, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated 2 weeks ago
- ☆100Oct 18, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- Random instruction generator for RISC-V processor verification☆1,357Sep 21, 2026Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The multi-core cluster of a PULP system.☆118Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,004Nov 15, 2024Updated last year
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆328Sep 15, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated 3 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆56Updated this week
- Advanced Debug Interface☆14Jan 23, 2025Updated last year