☆104Aug 19, 2025Updated 7 months ago
Alternatives and similar repositories for pulp-riscv-gnu-toolchain
Users that are interested in pulp-riscv-gnu-toolchain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆124Mar 13, 2026Updated 2 weeks ago
- ☆23Mar 15, 2025Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆466May 15, 2025Updated 10 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 8 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,203May 26, 2025Updated 10 months ago
- An open-source microcontroller system based on RISC-V☆1,019Feb 6, 2024Updated 2 years ago
- ☆35Mar 8, 2023Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆264Nov 6, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- UNSUPPORTED INTERNAL toolchain builds☆48Feb 24, 2026Updated last month
- CORE-V Family of RISC-V Cores☆341Feb 13, 2025Updated last year
- Tiny Tapeout GDS Action (using OpenLane)☆20Updated this week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,814Feb 17, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆666Mar 8, 2026Updated 3 weeks ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- The multi-core cluster of a PULP system.☆113Mar 12, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆93Oct 18, 2023Updated 2 years ago
- ☆97Mar 5, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆124Mar 6, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,270Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆303Feb 4, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆973Nov 15, 2024Updated last year
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Mar 11, 2026Updated 2 weeks ago
- Rocket Chip Generator☆3,730Feb 25, 2026Updated last month