pulp-platform / pulp-riscv-gnu-toolchainLinks
☆96Updated 2 months ago
Alternatives and similar repositories for pulp-riscv-gnu-toolchain
Users that are interested in pulp-riscv-gnu-toolchain are comparing it to the libraries listed below
Sorting:
- ☆118Updated last week
- Basic RISC-V Test SoC☆149Updated 6 years ago
- RISC-V Verification Interface☆107Updated 3 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 3 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- RISC-V System on Chip Template☆159Updated 2 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- VeeR EL2 Core☆299Updated 2 weeks ago
- ☆190Updated last year
- AHB3-Lite Interconnect☆94Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- OpenXuantie - OpenE902 Core☆157Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- ☆245Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago