☆102Aug 19, 2025Updated 6 months ago
Alternatives and similar repositories for pulp-riscv-gnu-toolchain
Users that are interested in pulp-riscv-gnu-toolchain are comparing it to the libraries listed below
Sorting:
- ☆123Nov 12, 2025Updated 3 months ago
- ☆23Mar 15, 2025Updated 11 months ago
- ☆13Jan 14, 2021Updated 5 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last month
- ☆10Feb 27, 2020Updated 6 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆540Nov 26, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated 11 months ago
- The multi-core cluster of a PULP system.☆111Mar 2, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,197May 26, 2025Updated 9 months ago
- Tiny Tapeout GDS Action (using OpenLane)☆18Feb 27, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated 11 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆120Feb 24, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- ☆35Mar 8, 2023Updated 3 years ago
- ☆93Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 24, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,785Feb 17, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆156Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- ☆91Oct 18, 2023Updated 2 years ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Mar 2, 2026Updated last week
- Nuclei AI Library Optimized For RISC-V Vector☆14Oct 15, 2025Updated 4 months ago
- Tiny Tapeout 06☆15Nov 15, 2025Updated 3 months ago
- Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignore…☆10Updated this week
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆964Nov 15, 2024Updated last year
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆35Oct 29, 2023Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,259Updated this week
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago