☆109Aug 19, 2025Updated last year
Alternatives and similar repositories for pulp-riscv-gnu-toolchain
Users that are interested in pulp-riscv-gnu-toolchain are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆128Updated this week
- ☆23Mar 15, 2025Updated last year
- ☆13Jan 14, 2021Updated 5 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆500May 8, 2026Updated 5 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆572Nov 26, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,314Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 3 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open-source microcontroller system based on RISC-V☆1,071Feb 6, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 6 months ago
- UNSUPPORTED INTERNAL toolchain builds☆49Sep 13, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,116Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆730Sep 14, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆10Nov 2, 2023Updated 2 years ago
- Tiny Tapeout GDS Action (using LibreLane)☆29Sep 30, 2026Updated 2 weeks ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- The multi-core cluster of a PULP system.☆121Oct 5, 2026Updated last week
- ☆100Oct 18, 2023Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆331Sep 15, 2026Updated last month
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Random instruction generator for RISC-V processor verification☆1,367Sep 21, 2026Updated 3 weeks ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆213Sep 28, 2026Updated 2 weeks ago