☆24Apr 17, 2026Updated 3 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆29Jan 6, 2026Updated 6 months ago
- ☆79Apr 22, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆71Jun 23, 2026Updated 3 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 7 months ago
- ☆27Jan 30, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HW accelerator mapping optimization framework for in-memory computing☆29Jun 3, 2025Updated last year
- ☆41Mar 5, 2024Updated 2 years ago
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- ☆16May 6, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆114Updated this week
- ☆14Sep 27, 2021Updated 4 years ago
- whatever it means☆18Jun 10, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆93Jul 14, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PDK for 2nm Technology Node☆23Updated this week
- Simple runtime for Pulp platforms☆53Jul 7, 2026Updated 2 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆90Apr 1, 2026Updated 3 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- ☆15Updated this week
- A heterogeneous accelerator-centric compute cluster☆49Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆38Oct 29, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110May 22, 2026Updated last month
- ☆17Jul 10, 2026Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆70Jul 10, 2026Updated last week
- GPU CRF-CTC decoding for nanopore basecalling☆16Jul 14, 2026Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆251Jun 30, 2026Updated 3 weeks ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Single Cycle CPU using the RV32I Base Instruction set☆22Nov 5, 2025Updated 8 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- UVM Verification Environment for the CVFPU☆22Jun 23, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- ☆54Nov 5, 2024Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆197Jun 15, 2026Updated last month