pulp-platform / chimeraLinks
☆18Updated 3 weeks ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆24Updated last week
- High Throughput Image Filters on FPGAs☆14Updated 8 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆10Updated last year
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆11Updated 11 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- APB UVC ported to Verilator☆11Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Updated last month
- ☆88Updated 2 weeks ago
- 16 bit serial multiplier in SystemVerilog☆13Updated 7 years ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆52Updated 4 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Updated 3 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- A Barrel design of RV32I☆22Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated 2 weeks ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Updated 3 years ago
- Basic floating-point components for RISC-V processors☆11Updated 8 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- BiSUNA framework specialized to compile for the Xilinx Alveo U50☆13Updated 5 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- Simple runtime for Pulp platforms☆49Updated last month