☆25Apr 17, 2026Updated 4 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 6, 2026Updated 3 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Updated this week
- ☆87Apr 22, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆75Aug 20, 2026Updated last week
- ☆27Jan 30, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- ☆41Mar 5, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Updated this week
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- ☆14Sep 27, 2021Updated 4 years ago
- whatever it means☆19Jun 10, 2026Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆96Aug 20, 2026Updated last week
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated last month
- PDK for 2nm Technology Node☆34Jul 18, 2026Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆93Apr 1, 2026Updated 4 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆56Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆40Oct 29, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆17Jul 10, 2026Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆113Aug 19, 2026Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆73Updated this week
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆269Updated this week
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆17Jun 11, 2026Updated 2 months ago
- Curso de Programação Paralela☆11Jul 17, 2023Updated 3 years ago
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Jul 17, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Single Cycle CPU using the RV32I Base Instruction set☆23Nov 5, 2025Updated 9 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- matrix-coprocessor for RISC-V☆37Feb 27, 2026Updated 6 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week