☆28Apr 17, 2026Updated 5 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Updated this week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Sep 30, 2026Updated last week
- ☆92Apr 22, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆79Aug 20, 2026Updated last month
- ☆27Jan 30, 2026Updated 8 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- ☆41Mar 5, 2024Updated 2 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Sep 30, 2026Updated last week
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- The multi-core cluster of a PULP system.☆119Updated this week
- ☆14Sep 27, 2021Updated 5 years ago
- whatever it means☆19Jun 10, 2026Updated 3 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆175Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated last month
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 3 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆64Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆73Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆285Updated this week
- ☆18Sep 5, 2026Updated last month
- PDK for 2nm Technology Node☆156Sep 17, 2026Updated 3 weeks ago
- A regularly updated comparison of CNN architectures in terms of accuracy, operations and model size☆45Jan 23, 2019Updated 7 years ago
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Sep 11, 2026Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Aug 25, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆246Updated this week
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated last month
- ☆25Sep 9, 2026Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Updated this week