☆28Apr 17, 2026Updated 6 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DNN Compiler for Heterogeneous SoCs☆83Updated this week
- ☆16Oct 5, 2026Updated 3 weeks ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Oct 13, 2026Updated 2 weeks ago
- ☆93Apr 22, 2025Updated last year
- ☆11Sep 25, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- ☆41Mar 5, 2024Updated 2 years ago
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆23Oct 7, 2026Updated 3 weeks ago
- Neural Engine, 16 input channels☆20Oct 31, 2022Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆102Aug 20, 2026Updated 2 months ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- ☆14Sep 27, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- A heterogeneous accelerator-centric compute cluster☆66Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆95Apr 1, 2026Updated 6 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆294Updated this week
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 6 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- Universal Stochastic Computing Framework for Neuromorphic Hardware — Rust SIMD engine, Python simulation, Verilog RTL, HDC/VSA, SCPN inte…☆16Updated this week
- ☆109Aug 19, 2025Updated last year
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆72Oct 22, 2026Updated last week
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Sep 11, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- A regularly updated comparison of CNN architectures in terms of accuracy, operations and model size☆45Jan 23, 2019Updated 7 years ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆18Oct 13, 2026Updated 2 weeks ago
- ☆15Oct 2, 2026Updated 3 weeks ago
- ☆18Oct 21, 2026Updated last week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆42Sep 30, 2026Updated last month