pulp-platform / chimeraLinks
☆19Updated 2 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below
Sorting:
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- High Throughput Image Filters on FPGAs☆14Updated 8 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆26Updated 3 weeks ago
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆59Updated 4 years ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- A Barrel design of RV32I☆22Updated 2 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Updated 6 years ago
- ☆90Updated last month
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 11 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated 2 weeks ago
- ☆35Updated 2 years ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- APB UVC ported to Verilator☆11Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- ☆88Updated 2 years ago
- 16 bit serial multiplier in SystemVerilog☆13Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/C…☆15Updated last month
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- ☆22Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- Algorithmic C Machine Learning Library☆26Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago