☆27Apr 17, 2026Updated 5 months ago
Alternatives and similar repositories for chimera
Users that are interested in chimera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16May 6, 2026Updated 4 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 24, 2026Updated 3 weeks ago
- ☆90Apr 22, 2025Updated last year
- DNN Compiler for Heterogeneous SoCs☆76Aug 20, 2026Updated 3 weeks ago
- ☆27Jan 30, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 9 months ago
- ☆41Mar 5, 2024Updated 2 years ago
- A library to train and deploy quantised Deep Neural Networks☆28Dec 18, 2024Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated last year
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- ☆14Sep 27, 2021Updated 4 years ago
- whatever it means☆19Jun 10, 2026Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆101Aug 20, 2026Updated 3 weeks ago
- Simple runtime for Pulp platforms☆55Jul 7, 2026Updated 2 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆96Apr 1, 2026Updated 5 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- This repository contains the models and training scripts used in the papers: "Quantizing Spiking Neural Networks with Integers" (ICONS 20…☆13Oct 20, 2020Updated 5 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆58Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆44Oct 29, 2023Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆72Sep 9, 2026Updated last week
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆277Aug 30, 2026Updated 2 weeks ago
- Repository with material used in the Adaptive Signal Processing course (PPgEE-UFCG).☆18Jun 11, 2026Updated 3 months ago
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Sep 11, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆279Nov 6, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆367Updated this week
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 6 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆25Nov 15, 2023Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆240Updated this week
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated 3 weeks ago
- ☆25Sep 9, 2026Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆203Jun 15, 2026Updated 3 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆300Updated this week
- ☆15Aug 5, 2026Updated last month