⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆50Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for bigpulp
Users that are interested in bigpulp are comparing it to the libraries listed below
Sorting:
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- ☆20Mar 1, 2021Updated 4 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆244May 22, 2025Updated 9 months ago
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago
- EpicSim Project☆71Mar 1, 2021Updated 4 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Multiple 1-stencil implementations using nvidia cuda.☆13Dec 2, 2017Updated 8 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- zMonkey is an open-source 200G network impairment emulator tool☆23Mar 8, 2022Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- Cache Replacement Championship - 2☆12Apr 29, 2017Updated 8 years ago