pulp-platform / bigpulp
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆51Updated 3 years ago
Alternatives and similar repositories for bigpulp:
Users that are interested in bigpulp are comparing it to the libraries listed below
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆83Updated 4 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Yet Another RISC-V Implementation☆89Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆45Updated 4 years ago
- SoCRocket - Core Repository☆35Updated 8 years ago
- ☆36Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆45Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 9 months ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆81Updated 5 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- The multi-core cluster of a PULP system.☆85Updated last week
- openHMC - an open source Hybrid Memory Cube Controller☆47Updated 8 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator