pulp-platform / bigpulpLinks
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆50Updated 3 years ago
Alternatives and similar repositories for bigpulp
Users that are interested in bigpulp are comparing it to the libraries listed below
Sorting:
- OmniXtend cache coherence protocol☆82Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- For contributions of Chisel IP to the chisel community.☆67Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- ☆87Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆142Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- The multi-core cluster of a PULP system.☆109Updated last week
- Yet Another RISC-V Implementation☆98Updated last year
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆87Updated this week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago