pulp-platform / bigpulpLinks
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆50Updated 4 years ago
Alternatives and similar repositories for bigpulp
Users that are interested in bigpulp are comparing it to the libraries listed below
Sorting:
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- OmniXtend cache coherence protocol☆82Updated 7 months ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Updated 5 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆68Updated 3 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- ☆87Updated last week
- The multi-core cluster of a PULP system.☆111Updated this week
- FPGA tool performance profiling☆105Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆74Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago