pulp-platform / bigpulpLinks
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆51Updated 3 years ago
Alternatives and similar repositories for bigpulp
Users that are interested in bigpulp are comparing it to the libraries listed below
Sorting:
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆66Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- OmniXtend cache coherence protocol☆82Updated 3 months ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- FPGA tool performance profiling☆102Updated last year
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆49Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- ☆76Updated last week
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- The multi-core cluster of a PULP system.☆108Updated 2 weeks ago