pulp-platform / bigpulpLinks
⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
☆51Updated 3 years ago
Alternatives and similar repositories for bigpulp
Users that are interested in bigpulp are comparing it to the libraries listed below
Sorting:
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- OmniXtend cache coherence protocol☆82Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆47Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Platform Level Interrupt Controller☆41Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆39Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- ☆59Updated 4 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- ☆47Updated last month
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago