pulp-platform / pulpissimo
This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
☆410Updated last week
Alternatives and similar repositories for pulpissimo:
Users that are interested in pulpissimo are comparing it to the libraries listed below
- Common SystemVerilog components☆590Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆484Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Bus bridges and other odds and ends☆526Updated last month
- VeeR EL2 Core☆268Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆560Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,240Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,028Updated last month
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- ☆231Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆315Updated 10 months ago
- The UVM written in Python☆415Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- AMBA AXI VIP☆387Updated 8 months ago
- SystemVerilog to Verilog conversion☆604Updated this week
- ☆310Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- VeeR EH1 core☆862Updated last year
- Random instruction generator for RISC-V processor verification☆1,080Updated last month
- lowRISC Style Guides☆400Updated 6 months ago
- Verilog AXI stream components for FPGA implementation☆791Updated 3 weeks ago
- RISC-V Formal Verification Framework☆598Updated 2 years ago
- AXI interface modules for Cocotb☆245Updated last year
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago