pulp-platform / pulpissimoLinks
This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
☆440Updated 4 months ago
Alternatives and similar repositories for pulpissimo
Users that are interested in pulpissimo are comparing it to the libraries listed below
Sorting:
- Common SystemVerilog components☆660Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆513Updated 10 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated last week
- VeeR EL2 Core☆297Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- Bus bridges and other odds and ends☆589Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆324Updated 9 months ago
- RISC-V CPU Core☆381Updated 3 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- lowRISC Style Guides☆457Updated 3 months ago
- ☆244Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- ☆347Updated 2 weeks ago
- The UVM written in Python☆452Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,121Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,377Updated last week
- A DDR3 memory controller in Verilog for various FPGAs☆516Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 2 weeks ago
- VeeR EH1 core☆898Updated 2 years ago
- The OpenPiton Platform☆730Updated last week
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- CORE-V Family of RISC-V Cores☆299Updated 7 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆343Updated this week