RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆91Apr 1, 2026Updated 3 months ago
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An evolving lightweight Post-Quantum Cryptography (PQC) RISC-V extension architecture.☆15Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆275Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 4 months ago
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆288Updated this week
- Unified RISC-V Access Platform (UAP) project repository☆27Updated this week
- CV32E40X Design-Verification environment☆18Jun 2, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆532Jun 8, 2026Updated last month
- RISC-V Zve32x Vector Coprocessor☆221Jan 22, 2026Updated 6 months ago
- ☆16May 6, 2026Updated 2 months ago
- ☆25Apr 17, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 8 months ago
- Xtext project to parse CoreDSL files☆23Updated this week
- Generic Register Interface (contains various adapters)☆141Updated this week
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- ☆15Oct 25, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆704Jul 17, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆110Updated this week
- UVM-SystemC reference implementation☆19Apr 8, 2026Updated 3 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆148Feb 29, 2024Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆120Sep 24, 2025Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆318Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆164Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆20Jul 16, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆589Jul 19, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆19Oct 29, 2023Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- The multi-core cluster of a PULP system.☆114Jul 17, 2026Updated last week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆25Updated this week
- ☆19Jul 26, 2024Updated 2 years ago
- ☆13Jan 3, 2026Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆490May 8, 2026Updated 2 months ago