openhwgroup / core-v-xif
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆62Updated 11 months ago
Alternatives and similar repositories for core-v-xif:
Users that are interested in core-v-xif are comparing it to the libraries listed below
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last month
- The multi-core cluster of a PULP system.☆90Updated this week
- ☆92Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 8 months ago
- Generic Register Interface (contains various adapters)☆116Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆96Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆54Updated 3 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆105Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆65Updated 10 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆146Updated this week
- RISC-V Verification Interface☆89Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated this week
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- Simple runtime for Pulp platforms☆45Updated last month
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆77Updated last week
- ☆55Updated 4 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆95Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 9 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆103Updated 3 years ago
- RISC-V Nox core☆62Updated last month
- For contributions of Chisel IP to the chisel community.☆61Updated 5 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago