openhwgroup / core-v-xifView external linksLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆80May 22, 2024Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 3 months ago
- RISC-V Zve32x Vector Coprocessor☆205Jan 22, 2026Updated 3 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- ☆19Nov 20, 2025Updated 2 months ago
- matrix-coprocessor for RISC-V☆30Dec 12, 2025Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆239Updated this week
- ☆148Feb 29, 2024Updated last year
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.☆19Jul 29, 2021Updated 4 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Feb 6, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆111Sep 24, 2025Updated 4 months ago
- A Reconfigurable RISC-V Core for Approximate Computing☆129May 30, 2025Updated 8 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆118Jul 21, 2025Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆460May 15, 2025Updated 9 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆15Oct 20, 2025Updated 3 months ago