openhwgroup / core-v-xif
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆60Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for core-v-xif
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆58Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆67Updated 6 months ago
- Generic Register Interface (contains various adapters)☆100Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆60Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- The multi-core cluster of a PULP system.☆56Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆93Updated this week
- ☆75Updated last year
- A Fast, Low-Overhead On-chip Network☆140Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- RISC-V Verification Interface☆76Updated 2 months ago
- A SystemVerilog source file pickler.☆52Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆108Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆73Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 5 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 6 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆42Updated last month
- Open source ISS and logic RISC-V 32 bit project☆40Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆36Updated last month
- ☆48Updated 3 years ago
- ☆36Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆129Updated 2 weeks ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆29Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- RISC-V Nox core☆61Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆146Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago