openhwgroup / core-v-xifLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆67Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆80Updated 3 months ago
- The multi-core cluster of a PULP system.☆101Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated last month
- Generic Register Interface (contains various adapters)☆121Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆66Updated 6 months ago
- ☆59Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆82Updated this week
- ☆96Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆165Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- Platform Level Interrupt Controller☆41Updated last year
- RISC-V Verification Interface☆94Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆136Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- A SystemVerilog source file pickler.☆57Updated 8 months ago
- Simple runtime for Pulp platforms☆48Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆113Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆44Updated 2 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆101Updated last month
- ☆87Updated 3 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆49Updated 8 months ago
- Advanced Architecture Labs with CVA6☆62Updated last year