openhwgroup / core-v-xifLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆72Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆105Updated last week
- Generic Register Interface (contains various adapters)☆123Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆171Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated this week
- ☆105Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- RISC-V Verification Interface☆99Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- RISC-V System on Chip Template☆158Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆106Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 2 weeks ago
- Simple runtime for Pulp platforms☆48Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆88Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆109Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated this week
- ☆97Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆178Updated 2 months ago
- Platform Level Interrupt Controller☆41Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- RISC-V Nox core☆66Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆126Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆104Updated 2 months ago