openhwgroup / core-v-xifLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆74Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- ☆108Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- RISC-V Nox core☆68Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- ☆99Updated 2 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Platform Level Interrupt Controller☆43Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆80Updated last week