openhwgroup / core-v-xif
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆60Updated 9 months ago
Alternatives and similar repositories for core-v-xif:
Users that are interested in core-v-xif are comparing it to the libraries listed below
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- The multi-core cluster of a PULP system.☆85Updated last week
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- ☆88Updated last year
- Platform Level Interrupt Controller☆37Updated 10 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆83Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆137Updated 2 weeks ago
- RISC-V Nox core☆62Updated 7 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆99Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆45Updated 4 months ago
- A SystemVerilog source file pickler.☆55Updated 5 months ago
- Open source ISS and logic RISC-V 32 bit project☆43Updated 3 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆63Updated last week
- Simple runtime for Pulp platforms☆42Updated last week
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆63Updated 8 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆38Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆82Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 3 months ago
- ☆82Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- RISC-V Verification Interface☆85Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 5 months ago