openhwgroup / core-v-xifLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆78Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- Generic Register Interface (contains various adapters)☆133Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated last week
- The multi-core cluster of a PULP system.☆109Updated last month
- RISC-V Verification Interface☆132Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- RISC-V System on Chip Template☆159Updated 4 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆87Updated 4 years ago
- 64-bit multicore Linux-capable RISC-V processor☆101Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- ☆110Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last month
- ☆120Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆120Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Simple runtime for Pulp platforms☆49Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- RISC-V Nox core☆71Updated 5 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- ☆87Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆236Updated last year
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago