openhwgroup / core-v-xifLinks
RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions
☆74Updated last year
Alternatives and similar repositories for core-v-xif
Users that are interested in core-v-xif are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆119Updated 2 months ago
- The multi-core cluster of a PULP system.☆108Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Generic Register Interface (contains various adapters)☆128Updated last month
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- RISC-V Verification Interface☆102Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- ☆107Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆178Updated last week
- Simple runtime for Pulp platforms☆49Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆108Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated 11 months ago
- RISC-V System on Chip Template☆159Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆137Updated 3 weeks ago
- ☆86Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆156Updated 2 months ago
- ☆97Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆110Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆112Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- 64-bit multicore Linux-capable RISC-V processor☆96Updated 4 months ago