vortexgpgpu / poclLinks
a clone of POCL that includes RISC-V newlib devices support and Vortex
☆42Updated 2 months ago
Alternatives and similar repositories for pocl
Users that are interested in pocl are comparing it to the libraries listed below
Sorting:
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆39Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated 11 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆35Updated 10 months ago
- Example for running IREE in a bare-metal Arm environment.☆33Updated 3 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Updated 8 years ago
- ☆16Updated last month
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 5 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆47Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆89Updated 11 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆101Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆99Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Updated 5 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- RISC-V Matrix Specification☆22Updated 6 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆61Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 8 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Translate RISC-V Vector Assembly from v1.0 to v0.7☆34Updated 9 months ago
- ☆11Updated 4 years ago