vortexgpgpu / poclLinks
a clone of POCL that includes RISC-V newlib devices support and Vortex
☆45Updated last month
Alternatives and similar repositories for pocl
Users that are interested in pocl are comparing it to the libraries listed below
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- ☆61Updated 4 years ago
- ☆37Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- Virtual Platform for NVDLA☆153Updated 7 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆130Updated last week
- Vortex Graphics☆84Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- RISC-V Packed SIMD Extension☆152Updated last year
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- ☆11Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 3 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆93Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆89Updated last month
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- Example for running IREE in a bare-metal Arm environment.☆40Updated 2 months ago
- ☆78Updated this week
- RiVEC Bencmark Suite☆123Updated 10 months ago
- ☆50Updated 2 weeks ago
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated this week
- RISC-V GPGPU☆34Updated 5 years ago