vortexgpgpu / poclLinks
a clone of POCL that includes RISC-V newlib devices support and Vortex
☆45Updated last month
Alternatives and similar repositories for pocl
Users that are interested in pocl are comparing it to the libraries listed below
Sorting:
- ☆37Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆61Updated 4 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Virtual Platform for NVDLA☆154Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- RISC-V GPGPU☆34Updated 5 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆61Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- ☆89Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated last month
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Vortex Graphics☆84Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆50Updated 3 weeks ago
- ☆80Updated this week
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Pulp virtual platform☆24Updated 3 months ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- ☆50Updated last month
- Lipsi: Probably the Smallest Processor in the World☆88Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago