vortexgpgpu / poclLinks
a clone of POCL that includes RISC-V newlib devices support and Vortex
☆44Updated 4 months ago
Alternatives and similar repositories for pocl
Users that are interested in pocl are comparing it to the libraries listed below
Sorting:
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- ☆37Updated last year
- An optimized neural network operator library for chips base on Xuantie CPU.☆92Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆107Updated 2 years ago
- ☆62Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated 2 weeks ago
- Virtual Platform for NVDLA☆149Updated 6 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated 3 weeks ago
- Simple demonstration of using the RISC-V Vector extension☆46Updated last year
- Extremely Simple Microbenchmarks☆34Updated 7 years ago
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆22Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Vortex Graphics☆80Updated 10 months ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆51Updated this week
- Following the RISC-V IME extension standard, and reusing Vector register resources, these instructions can bring more than a tenfold perf…☆66Updated 11 months ago
- Learn NVDLA by SOMNIA☆34Updated 5 years ago
- ☆71Updated this week
- ☆15Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- ☆17Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year