vortexgpgpu / poclLinks
a clone of POCL that includes RISC-V newlib devices support and Vortex
☆45Updated last week
Alternatives and similar repositories for pocl
Users that are interested in pocl are comparing it to the libraries listed below
Sorting:
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆120Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 3 years ago
- TVM for chips base on Xuantie CPU, an open deep learning compiler stack.☆30Updated last year
- Virtual Platform for NVDLA☆150Updated 7 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆40Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Vortex Graphics☆82Updated 10 months ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Example for running IREE in a bare-metal Arm environment.☆40Updated last month
- RISC-V GPGPU☆34Updated 5 years ago
- ☆37Updated last year
- ☆62Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Simple demonstration of using the RISC-V Vector extension☆47Updated last year
- ☆28Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆45Updated last month
- Documents for ARM☆23Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Updated 5 years ago
- A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …☆75Updated 5 years ago
- ☆72Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code. (Results)☆34Updated 3 weeks ago
- An optimized neural network operator library for chips base on Xuantie CPU.☆92Updated last year
- RiVEC Bencmark Suite☆120Updated 9 months ago