pulp-platform / pulp-sdkLinks
☆111Updated this week
Alternatives and similar repositories for pulp-sdk
Users that are interested in pulp-sdk are comparing it to the libraries listed below
Sorting:
- ☆86Updated 2 months ago
- Basic RISC-V Test SoC☆128Updated 6 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- RISC-V Verification Interface☆92Updated this week
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆97Updated this week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 5 years ago
- ☆238Updated 2 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆91Updated last year
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- ☆135Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- AHB3-Lite Interconnect☆89Updated last year
- ☆175Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- RISC-V System on Chip Template☆158Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago