pulp-platform / pulp-sdkLinks
☆119Updated 2 weeks ago
Alternatives and similar repositories for pulp-sdk
Users that are interested in pulp-sdk are comparing it to the libraries listed below
Sorting:
- ☆96Updated 2 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆96Updated 4 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- RISC-V Verification Interface☆108Updated this week
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆127Updated 6 years ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆149Updated 2 years ago
- ☆245Updated 2 years ago
- Learn systemC with examples☆123Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated 2 weeks ago
- VeeR EL2 Core☆302Updated 3 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RISCV model for Verilator/FPGA targets☆53Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated last week
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago