☆123Nov 12, 2025Updated 3 months ago
Alternatives and similar repositories for pulp-sdk
Users that are interested in pulp-sdk are comparing it to the libraries listed below
Sorting:
- ☆102Aug 19, 2025Updated 6 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆461May 15, 2025Updated 9 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆542Nov 26, 2024Updated last year
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- FreeRTOS for PULP☆16Jul 24, 2023Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- ☆13Jan 14, 2021Updated 5 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆93Aug 4, 2025Updated 6 months ago
- ☆10Feb 27, 2020Updated 6 years ago
- NEural Minimizer for pytOrch☆47Jul 25, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- ☆23Mar 15, 2025Updated 11 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated 3 weeks ago
- ☆90Oct 18, 2023Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- ☆35Mar 8, 2023Updated 2 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- SDK for Greenwaves Technologies' GAP8 IoT Application Processor☆151May 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,187May 26, 2025Updated 9 months ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Updated this week
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- ☆33Jul 28, 2020Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Common SystemVerilog components☆713Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- VeeR EL2 Core☆318Dec 29, 2025Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆83Feb 5, 2026Updated 3 weeks ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago