openhwgroup / core-v-swView external linksLinks
Main Repo for the OpenHW Group Software Task Group
☆17Mar 11, 2025Updated 11 months ago
Alternatives and similar repositories for core-v-sw
Users that are interested in core-v-sw are comparing it to the libraries listed below
Sorting:
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last week
- ☆38Jul 9, 2024Updated last year
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated last year
- ☆33Feb 25, 2014Updated 11 years ago
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆18Jul 26, 2024Updated last year
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Jan 14, 2026Updated last month
- ☆89Aug 26, 2025Updated 5 months ago
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆58Feb 6, 2026Updated last week
- ☆26Jul 19, 2024Updated last year
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆118Jul 21, 2025Updated 6 months ago
- Projects and files from AddOhms Tutorials☆11Jul 6, 2018Updated 7 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Dec 11, 2025Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Dec 12, 2025Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- A Heterogeneous Platform Deep Learning Compiler Framework from EdgeCortix☆34Aug 2, 2024Updated last year
- Visual Studio Code extension to insert C/C++ include guard macros.☆35Dec 29, 2025Updated last month
- LSST Data Management Developer Guide☆33Feb 6, 2026Updated last week
- Testing Firmware for OpenPOWER systems☆38Feb 5, 2026Updated last week
- Crates for Microsoft Hypervisor ioctls and bindings☆44Feb 5, 2026Updated last week
- ☆33Nov 25, 2022Updated 3 years ago
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- The Arduino APRS Tracker☆10Sep 20, 2017Updated 8 years ago
- An easy to use boilerplate to kickstart your Wappler project☆11May 8, 2020Updated 5 years ago
- EdgeCortix maintained and extended fork of Apache TVM compiler stack utilized by MERA framework. TVM is an open deep learning compiler st…☆11Dec 22, 2023Updated 2 years ago
- Payment Channel based on Ethereum Smart Contract of Session Dynamics☆10Sep 26, 2019Updated 6 years ago
- Hybrid Car Model MATLAB Simulink Simscape☆15Jul 27, 2023Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains☆151Updated this week
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- Upload books to Library genesis☆11Aug 10, 2024Updated last year
- Redis based block follower is an efficient way for multiple apps to stream the Hive Blockchain.☆11Apr 20, 2021Updated 4 years ago
- nRF24 MultiPro☆11Feb 24, 2017Updated 8 years ago