openhwgroup / core-v-sw
Main Repo for the OpenHW Group Software Task Group
☆16Updated last week
Alternatives and similar repositories for core-v-sw:
Users that are interested in core-v-sw are comparing it to the libraries listed below
- Yocto project for Xuantie RISC-V CPU☆38Updated 2 months ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- The ISA specification for the ZiCondOps extension.☆19Updated 11 months ago
- ☆12Updated 6 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆31Updated last week
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 8 months ago
- RISC-V Configuration Structure☆37Updated 4 months ago
- ☆29Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- CV32E40X Design-Verification environment☆12Updated 11 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Simple runtime for Pulp platforms☆42Updated this week
- The Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSV…☆45Updated 2 weeks ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆10Updated 5 years ago
- ☆38Updated this week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆14Updated last week
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 6 months ago
- Open Source AES☆31Updated 11 months ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 3 weeks ago
- The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.☆27Updated 3 years ago
- RISC-V BSV Specification☆19Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆34Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Quite OK image compression Verilog implementation☆19Updated 3 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆15Updated 5 years ago