pulp-platform / occamyLinks
A high-efficiency system-on-chip for floating-point compute workloads.
☆36Updated 5 months ago
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- ☆46Updated 2 weeks ago
- ☆65Updated last week
- ☆21Updated this week
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- ☆47Updated 2 months ago
- The multi-core cluster of a PULP system.☆101Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆61Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- Self checking RISC-V directed tests☆108Updated 3 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- ☆59Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆88Updated 5 months ago
- high-performance RTL simulator☆160Updated last year
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Library of open source Process Design Kits (PDKs)☆47Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆84Updated last week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago