pulp-platform / occamy
A high-efficiency system-on-chip for floating-point compute workloads.
☆29Updated 3 months ago
Alternatives and similar repositories for occamy:
Users that are interested in occamy are comparing it to the libraries listed below
- An energy-efficient RISC-V floating-point compute cluster.☆74Updated this week
- The multi-core cluster of a PULP system.☆89Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆55Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆51Updated 3 months ago
- ☆41Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆99Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆104Updated this week
- Simple runtime for Pulp platforms☆45Updated last month
- ☆18Updated this week
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- ☆43Updated 6 years ago
- The OpenPiton Platform☆16Updated 8 months ago
- PACoGen: Posit Arithmetic Core Generator☆69Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆86Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated 2 months ago
- ☆57Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆106Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 11 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆25Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆92Updated last week
- sram/rram/mram.. compiler☆33Updated last year