A high-efficiency system-on-chip for floating-point compute workloads.
☆44Jan 13, 2025Updated last year
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆124Mar 13, 2026Updated last week
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- Simple runtime for Pulp platforms☆52Feb 2, 2026Updated last month
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated 3 weeks ago
- gem5-X open source project☆18Mar 28, 2023Updated 2 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 5 months ago
- DNN Compiler for Heterogeneous SoCs☆63Updated this week
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 3 months ago
- ☆21May 13, 2024Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆122Mar 6, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆323Mar 13, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆202Mar 6, 2026Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆139Updated this week
- An official code of Densely-packed Object Detection via Hard Negative-Aware Anchor Attention in WACV2022☆12Jan 6, 2022Updated 4 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- A heterogeneous accelerator-centric compute cluster☆35Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆36Mar 13, 2026Updated last week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Learning Accurate Decision Trees with Bandit Feedback via Quantized Gradient Descent☆17Sep 8, 2022Updated 3 years ago
- Example SystemVerilog UVM Environment☆10Jun 23, 2015Updated 10 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated last month
- Web-based RISC-V superscalar simulator☆20Mar 23, 2025Updated 11 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- Takum arithmetic C99 reference implementation☆22Nov 24, 2025Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated last year
- ☆19Oct 5, 2024Updated last year
- Example designs and documentation for the RPi Camera FMC☆28Feb 28, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- ☆14Dec 3, 2024Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- ☆14Mar 10, 2026Updated last week
- modified cutlass☆15Oct 26, 2020Updated 5 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago