A high-efficiency system-on-chip for floating-point compute workloads.
☆57Jan 13, 2025Updated last year
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated last month
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.☆31Updated this week
- whatever it means☆19Jun 10, 2026Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 8 months ago
- ☆18Oct 21, 2026Updated 2 weeks ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Oct 14, 2026Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆24Updated this week
- ☆11Sep 25, 2026Updated last month
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆83Oct 28, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆133Sep 7, 2026Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆205Oct 11, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Simple runtime for Pulp platforms☆56Jul 7, 2026Updated 3 months ago
- ☆40Oct 26, 2026Updated last week
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 11 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Oct 1, 2026Updated last month
- ☆39Oct 22, 2026Updated last week
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- IREE compiler and runtime for Snitch☆15May 14, 2026Updated 5 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆254Oct 26, 2026Updated last week
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Updated this week
- The multi-core cluster of a PULP system.☆123Oct 27, 2026Updated last week
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Oct 27, 2026Updated last week
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆34Jul 12, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆24May 14, 2025Updated last year
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆503May 8, 2026Updated 5 months ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- ☆22May 13, 2024Updated 2 years ago
- ☆22Oct 5, 2024Updated 2 years ago
- ET Accelerator Firmware and Runtime☆55Jul 17, 2026Updated 3 months ago
- Windows code for communicating with a VC707 evaluation board running a MIAOW compute unit.☆11Oct 20, 2015Updated 11 years ago