pulp-platform / occamyLinks
A high-efficiency system-on-chip for floating-point compute workloads.
☆44Updated last year
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆121Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆135Updated this week
- The multi-core cluster of a PULP system.☆111Updated 2 weeks ago
- ☆90Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆126Updated 3 months ago
- ☆74Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆192Updated 3 months ago
- Open-source RTL logic simulator with CUDA acceleration☆252Updated 3 months ago
- ☆36Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated last year
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- Self checking RISC-V directed tests☆119Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- ☆61Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆116Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆160Updated this week
- high-performance RTL simulator☆185Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆117Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆76Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆208Updated this week
- A Fast, Low-Overhead On-chip Network☆259Updated last month
- PACoGen: Posit Arithmetic Core Generator☆76Updated 6 years ago
- Vector processor for RISC-V vector ISA☆134Updated 5 years ago
- The specification for the FIRRTL language☆62Updated last week
- Website for the OpenROAD tutorial held at the MICRO 2022 conference☆33Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆78Updated last month
- Open source high performance IEEE-754 floating unit☆89Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆102Updated last week