pulp-platform / occamyLinks
A high-efficiency system-on-chip for floating-point compute workloads.
☆42Updated 10 months ago
Alternatives and similar repositories for occamy
Users that are interested in occamy are comparing it to the libraries listed below
Sorting:
- An energy-efficient RISC-V floating-point compute cluster.☆114Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆125Updated this week
- ☆88Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- ☆35Updated this week
- The multi-core cluster of a PULP system.☆109Updated last month
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆113Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 2 months ago
- Self checking RISC-V directed tests☆115Updated 6 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆70Updated last week
- Vector Acceleration IP core for RISC-V*☆190Updated 6 months ago
- Open-source RTL logic simulator with CUDA acceleration☆239Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- ☆65Updated this week
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆92Updated 11 months ago
- Open source high performance IEEE-754 floating unit☆86Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated last week
- PACoGen: Posit Arithmetic Core Generator☆74Updated 6 years ago
- An open-source UCIe controller implementation☆76Updated 2 weeks ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- ☆57Updated 7 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆198Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated last month
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆247Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- CGRA framework with vectorization support.☆41Updated last week