CORE-V Family of RISC-V Cores
☆358Mar 31, 2026Updated 3 months ago
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,258May 29, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆134Jul 11, 2025Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- Common SystemVerilog components☆764Updated this week
- Generic Register Interface (contains various adapters)☆140Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆314Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆207Jun 15, 2026Updated 3 weeks ago
- VeeR EH1 core☆952May 29, 2023Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Jun 26, 2026Updated last week
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- The multi-core cluster of a PULP system.☆114Jun 29, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,997Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆297Updated this week
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- RISC-V System on Chip Template☆163May 21, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,944Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆89Apr 1, 2026Updated 3 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 8 months ago
- ☆272Dec 22, 2022Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 3 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Updated this week
- RISC-V Cores, SoC platforms and SoCs☆928Mar 26, 2021Updated 5 years ago
- VeeR EL2 Core☆341Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,168Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆351Updated this week
- ☆324Jan 23, 2026Updated 5 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆530Jun 8, 2026Updated last month
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,579May 12, 2026Updated last month