CORE-V Family of RISC-V Cores
☆367Mar 31, 2026Updated 4 months ago
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆162Oct 31, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆711Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,275May 29, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆631Jul 24, 2026Updated 3 weeks ago
- Common SystemVerilog components☆783Updated this week
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆323Updated this week
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆210Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆600Jul 19, 2026Updated 3 weeks ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- RISC-V System on Chip Template☆163Aug 11, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 2 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,014Aug 11, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆92Apr 1, 2026Updated 4 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 9 months ago
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 3 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆231Updated this week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆361Updated this week
- RISC-V Cores, SoC platforms and SoCs☆927Mar 26, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- VeeR EL2 Core☆344Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Aug 6, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,236Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆166Updated this week
- ☆324Jan 23, 2026Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆312Oct 17, 2023Updated 2 years ago