openhwgroup / core-v-coresLinks
CORE-V Family of RISC-V Cores
☆302Updated 8 months ago
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- VeeR EL2 Core☆299Updated 2 weeks ago
- ☆297Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- ☆245Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated last week
- RISC-V CPU Core☆389Updated 3 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆216Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated 3 weeks ago
- https://caravel-user-project.readthedocs.io☆221Updated 7 months ago
- ☆148Updated 2 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆184Updated last week
- Arduino compatible Risc-V Based SOC☆156Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago