openhwgroup / core-v-coresLinks
CORE-V Family of RISC-V Cores
☆283Updated 5 months ago
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below
Sorting:
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- ☆293Updated 3 weeks ago
- VeeR EL2 Core☆292Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- RISC-V microcontroller IP core developed in Verilog☆175Updated 3 months ago
- ☆240Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆117Updated 3 weeks ago
- RISC-V CPU Core☆359Updated last month
- Instruction Set Generator initially contributed by Futurewei☆290Updated last year
- Ariane is a 6-stage RISC-V CPU☆141Updated 5 years ago
- Arduino compatible Risc-V Based SOC☆154Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆572Updated this week
- RISC-V System on Chip Template☆158Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆204Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated this week
- ☆141Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- RISC-V Verification Interface☆99Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 8 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆147Updated 9 months ago
- Generic Register Interface (contains various adapters)☆123Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago