CORE-V Family of RISC-V Cores
☆370Mar 31, 2026Updated 5 months ago
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆716Aug 13, 2026Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,284Aug 26, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆137Jul 11, 2025Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- Common SystemVerilog components☆793Updated this week
- Generic Register Interface (contains various adapters)☆139Aug 6, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆324Updated this week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Updated this week
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆613Updated this week
- 32-bit Superscalar RISC-V CPU☆1,299Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,092Updated this week
- RISC-V System on Chip Template☆161Aug 26, 2026Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆299Updated this week
- SERV - The SErial RISC-V CPU☆1,880Aug 25, 2026Updated last week
- The multi-core cluster of a PULP system.☆116Aug 4, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,035Aug 31, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆93Apr 1, 2026Updated 5 months ago
- APB Timer Unit☆14Oct 30, 2025Updated 10 months ago
- VeeR EH2 core☆276Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆236Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Aug 31, 2026Updated last week
- RISC-V Cores, SoC platforms and SoCs☆926Mar 26, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EL2 Core☆343Updated this week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆127Aug 26, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,254Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,242Aug 31, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆169Updated this week
- ☆325Jan 23, 2026Updated 7 months ago
- Instruction Set Generator initially contributed by Futurewei☆314Oct 17, 2023Updated 2 years ago