openhwgroup / core-v-coresView external linksLinks
CORE-V Family of RISC-V Cores
☆327Feb 13, 2025Updated last year
Alternatives and similar repositories for core-v-cores
Users that are interested in core-v-cores are comparing it to the libraries listed below
Sorting:
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆223Jan 11, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Jul 11, 2025Updated 7 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆335Dec 11, 2024Updated last year
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆569Oct 21, 2025Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆196Dec 11, 2025Updated 2 months ago
- Common SystemVerilog components☆708Feb 6, 2026Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆294Feb 4, 2026Updated last week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last week
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆80May 22, 2024Updated last year
- 32-bit Superscalar RISC-V CPU☆1,178Sep 18, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- RISC-V System on Chip Template☆160Aug 18, 2025Updated 5 months ago
- Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)☆286Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆26Aug 16, 2023Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆118Jul 21, 2025Updated 6 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆317Updated this week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆483Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆258Dec 22, 2022Updated 3 years ago
- RISC-V Verification Interface☆141Jan 28, 2026Updated 2 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- Simple runtime for Pulp platforms☆51Feb 2, 2026Updated last week
- VeeR EL2 Core☆317Dec 29, 2025Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆195Feb 5, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆313Feb 7, 2026Updated last week