CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆544Jun 11, 2026Updated this week
Alternatives and similar repositories for cvw
Users that are interested in cvw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆229Updated this week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 12, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 32-bit Superscalar RISC-V CPU☆1,259Sep 18, 2021Updated 4 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- ☆316Jan 23, 2026Updated 4 months ago
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆159Updated this week
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,091May 29, 2026Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆275Jun 5, 2026Updated last week
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆338Jun 1, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- 64-bit multicore Linux-capable RISC-V processor☆114Apr 28, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆723Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆88Apr 1, 2026Updated 2 months ago
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆101Nov 26, 2025Updated 6 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆116May 27, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- VeeR EL2 Core☆338Jun 5, 2026Updated last week
- ☆2,092Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,542Nov 18, 2025Updated 6 months ago
- VRoom! RISC-V CPU☆521Sep 2, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆219Jan 22, 2026Updated 4 months ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 20, 2026Updated 3 weeks ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last month
- Linux capable RISC-V SoC designed to be readable and useful.☆161Dec 19, 2025Updated 5 months ago
- ☆109May 15, 2026Updated 3 weeks ago