openhwgroup / cvw
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆324Updated this week
Alternatives and similar repositories for cvw:
Users that are interested in cvw are comparing it to the libraries listed below
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- CORE-V Family of RISC-V Cores☆239Updated 3 weeks ago
- Common SystemVerilog components☆583Updated last week
- RISC-V 32-bit microcontroller developed in Verilog☆168Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆502Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- A simple RISC V core for teaching☆177Updated 3 years ago
- VeeR EL2 Core☆266Updated this week
- A Linux-capable RISC-V multicore for and by the world☆666Updated last week
- SystemVerilog to Verilog conversion☆598Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆205Updated last week
- ☆275Updated this week
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- FOSS Flow For FPGA☆375Updated 2 months ago
- ☆543Updated this week
- ☆229Updated 2 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆287Updated this week
- RISC-V CPU Core☆317Updated 9 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- The OpenPiton Platform☆670Updated this week
- SystemVerilog synthesis tool☆180Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- ☆168Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆308Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- A simple RISC-V processor for use in FPGA designs.☆269Updated 6 months ago