CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆584Jul 19, 2026Updated this week
Alternatives and similar repositories for cvw
Users that are interested in cvw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The purpose of the repo is to support CORE-V Wally architectural verification☆19Nov 11, 2025Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆136Jul 11, 2025Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Jul 2, 2026Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,282Sep 18, 2021Updated 4 years ago
- CORE-V Family of RISC-V Cores☆364Mar 31, 2026Updated 3 months ago
- RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34☆1,097May 29, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆163Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆990Nov 15, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 3-stage RV32IMACZb* processor with debug☆1,077Updated this week
- ☆323Jan 23, 2026Updated 6 months ago
- RISC-V Verification Interface☆157Jun 11, 2026Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆121Jun 18, 2026Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21Updated this week
- RISC-V Formal Verification Framework☆205Jul 15, 2026Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆119Apr 28, 2025Updated last year
- ☆2,166Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆756Updated this week
- SERV - The SErial RISC-V CPU☆1,834Jul 10, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- Linux capable RISC-V SoC designed to be readable and useful.☆162Dec 19, 2025Updated 7 months ago
- Common SystemVerilog components☆768Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆90Apr 1, 2026Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated last week
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆287Updated this week