openhwgroup / cvwLinks
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆402Updated this week
Alternatives and similar repositories for cvw
Users that are interested in cvw are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- ☆293Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆240Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- A simple RISC V core for teaching☆192Updated 3 years ago
- SystemVerilog to Verilog conversion☆653Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆343Updated 5 months ago
- VeeR EL2 Core☆292Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆572Updated this week
- Common SystemVerilog components☆637Updated last week
- RISC-V microcontroller IP core developed in Verilog☆175Updated 3 months ago
- FOSS Flow For FPGA☆399Updated 6 months ago
- ☆336Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆442Updated 10 months ago
- Communication framework for RTL simulation and emulation.☆291Updated 2 weeks ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆300Updated last week
- Opensource DDR3 Controller☆369Updated last month
- Small footprint and configurable DRAM core☆431Updated last month
- RISC-V CPU Core☆359Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆667Updated last week
- Ariane is a 6-stage RISC-V CPU☆141Updated 5 years ago
- SystemVerilog synthesis tool☆204Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆168Updated this week