openhwgroup / cvwLinks
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆405Updated this week
Alternatives and similar repositories for cvw
Users that are interested in cvw are comparing it to the libraries listed below
Sorting:
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆266Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆275Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- A simple RISC V core for teaching☆193Updated 3 years ago
- ☆293Updated last week
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated last month
- VeeR EL2 Core☆294Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆583Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆344Updated 5 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- FOSS Flow For FPGA☆401Updated 7 months ago
- ☆339Updated 2 years ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Common SystemVerilog components☆649Updated this week
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆302Updated last week
- Communication framework for RTL simulation and emulation.☆293Updated last week
- RISC-V CPU Core☆369Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆310Updated 5 months ago
- It contains a curated list of awesome RISC-V Resources.☆246Updated 7 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆169Updated 3 weeks ago
- ☆242Updated 2 years ago
- Instruction Set Generator initially contributed by Futurewei☆292Updated last year
- ☆583Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago