openhwgroup / cvw
CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
☆265Updated this week
Related projects ⓘ
Alternatives and complementary repositories for cvw
- CORE-V Family of RISC-V Cores☆206Updated 8 months ago
- VeeR EL2 Core☆252Updated this week
- ☆269Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆212Updated this week
- RISC-V 32-bit microcontroller developed in Verilog☆156Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆433Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆194Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆224Updated 2 months ago
- Common SystemVerilog components☆513Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆168Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆195Updated this week
- A simple RISC V core for teaching☆169Updated 2 years ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆275Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆444Updated this week
- SystemVerilog to Verilog conversion☆557Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆264Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆287Updated 2 months ago
- SystemVerilog synthesis tool☆168Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆295Updated this week
- FOSS Flow For FPGA☆359Updated 3 weeks ago
- Opensource DDR3 Controller☆203Updated this week
- ☆214Updated last year
- Verilog Configurable Cache☆167Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆620Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆215Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆129Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆363Updated this week
- Ariane is a 6-stage RISC-V CPU☆122Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆198Updated last month
- RISC-V System on Chip Template☆153Updated this week