riscv-verification / RVVILinks
RISC-V Verification Interface
☆107Updated 3 weeks ago
Alternatives and similar repositories for RVVI
Users that are interested in RVVI are comparing it to the libraries listed below
Sorting:
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- ☆99Updated 2 years ago
- ☆190Updated last year
- Generic Register Interface (contains various adapters)☆130Updated last week
- ☆96Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆216Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆144Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- Platform Level Interrupt Controller☆43Updated last year
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Basic RISC-V Test SoC☆149Updated 6 years ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Control and status register code generator toolchain☆149Updated last week
- Verilog Configurable Cache☆184Updated last week