RISC-V Verification Interface
☆168Sep 25, 2026Updated last month
Alternatives and similar repositories for RVVI
Users that are interested in RVVI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 10 months ago
- ☆204Dec 14, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆737Updated this week
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UVM-SystemC reference implementation☆23Oct 9, 2026Updated 3 weeks ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 months ago
- ☆13Aug 22, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆804Updated this week
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆254Oct 26, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- RISC-V Processor Trace Specification☆225Oct 23, 2026Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆20Aug 26, 2026Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆38Feb 22, 2026Updated 8 months ago
- RISC-V Virtual Prototype☆196Jul 21, 2026Updated 3 months ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆179Updated this week
- Sail RISC-V model☆790Updated this week
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆657Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- This repo hold information on the open-standard OVP APIs☆21Dec 11, 2025Updated 10 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago