RISC-V Verification Interface
☆150Mar 27, 2026Updated last month
Alternatives and similar repositories for RVVI
Users that are interested in RVVI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- ☆200Dec 14, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆674Apr 16, 2026Updated 2 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,291Apr 3, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 2 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 3 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆692Updated this week
- ☆13Aug 22, 2022Updated 3 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 11 months ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆133Apr 28, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆340Dec 11, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- RISC-V Formal Verification Framework☆630Apr 6, 2022Updated 4 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Apr 21, 2026Updated 2 weeks ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆203Apr 3, 2026Updated last month
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 5 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆187Apr 25, 2026Updated last week
- C library for the emulation of reduced-precision floating point types☆56Apr 2, 2023Updated 3 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Sail RISC-V model☆695Apr 27, 2026Updated last week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Apr 21, 2026Updated 2 weeks ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated 3 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆24Jan 6, 2026Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 3 weeks ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- PLIC Specification☆152Apr 8, 2026Updated 3 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆131Jul 11, 2025Updated 9 months ago
- ☆264Dec 22, 2022Updated 3 years ago