RISC-V Verification Interface
☆142Jan 28, 2026Updated last month
Alternatives and similar repositories for RVVI
Users that are interested in RVVI are comparing it to the libraries listed below
Sorting:
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- ☆196Dec 14, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆661Feb 25, 2026Updated last week
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated last month
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- CMake based hardware build system☆35Updated this week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Feb 25, 2026Updated last week
- RISC-V Torture Test☆213Jul 11, 2024Updated last year
- ☆652Updated this week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 9 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆197Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 3 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆336Dec 11, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆297Feb 4, 2026Updated last month
- ☆258Dec 22, 2022Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Feb 25, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- CORE-V Family of RISC-V Cores☆332Feb 13, 2025Updated last year
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- ☆63Apr 22, 2025Updated 10 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆259Nov 6, 2024Updated last year