RISC-V Verification Interface
☆155Jun 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for RVVI
Users that are interested in RVVI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 6 months ago
- ☆201Dec 14, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆689Jun 22, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,316Apr 3, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 4 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 5 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆737Updated this week
- ☆13Aug 22, 2022Updated 3 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- RISC-V Virtual Prototype☆190Dec 13, 2024Updated last year
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆18Nov 11, 2025Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆136Jun 24, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- CMake based hardware build system☆43Jun 25, 2026Updated last week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Updated this week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206Jun 15, 2026Updated 2 weeks ago
- SystemC Configuration, Control and Inspection (CCI)☆21May 26, 2026Updated last month
- UVM interactive debug library☆36Feb 28, 2026Updated 4 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆191Updated this week
- C library for the emulation of reduced-precision floating point types☆57Apr 2, 2023Updated 3 years ago
- Sail RISC-V model☆724Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jun 23, 2026Updated last week
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆26Jan 6, 2026Updated 5 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆225Jan 11, 2026Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 3 weeks ago
- PLIC Specification☆154Apr 8, 2026Updated 2 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Oct 4, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago