pulp-platform / pulpLinks
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆517Updated 11 months ago
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- Common SystemVerilog components☆666Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆534Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆603Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,130Updated 5 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- Bus bridges and other odds and ends☆595Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- VeeR EL2 Core☆302Updated 2 weeks ago
- lowRISC Style Guides☆461Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,389Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated 2 weeks ago
- The OpenPiton Platform☆734Updated last month
- VeeR EH1 core☆901Updated 2 years ago
- RISC-V CPU Core☆389Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆742Updated 3 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,180Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆936Updated 11 months ago
- ☆245Updated 2 years ago
- synthesiseable ieee 754 floating point library in verilog☆679Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆957Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- ☆350Updated last month
- The UVM written in Python☆468Updated last week