pulp-platform / pulpLinks
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆514Updated 10 months ago
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Common SystemVerilog components☆661Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆325Updated 9 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated last week
- VeeR EL2 Core☆297Updated this week
- lowRISC Style Guides☆457Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,123Updated 4 months ago
- RISC-V CPU Core☆387Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,382Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated 2 weeks ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- VeeR EH1 core☆898Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆738Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- ☆346Updated 3 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- The OpenPiton Platform☆730Updated 2 weeks ago
- ☆245Updated 2 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆383Updated 3 weeks ago
- synthesiseable ieee 754 floating point library in verilog☆674Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆935Updated 10 months ago
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 2 months ago