pulp-platform / pulp
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆481Updated 3 months ago
Alternatives and similar repositories for pulp:
Users that are interested in pulp are comparing it to the libraries listed below
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆405Updated this week
- Common SystemVerilog components☆587Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,023Updated last month
- VeeR EL2 Core☆266Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,233Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆409Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- VeeR EH1 core☆860Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆667Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- RISC-V CPU Core☆317Updated 9 months ago
- lowRISC Style Guides☆400Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆361Updated last week
- The OpenPiton Platform☆672Updated last week
- 32-bit Superscalar RISC-V CPU☆961Updated 3 years ago
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- ☆230Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆902Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Digital Design with Chisel☆813Updated this week
- Random instruction generator for RISC-V processor verification☆1,075Updated last month
- ☆311Updated 6 months ago
- ☆546Updated 2 weeks ago
- Bus bridges and other odds and ends☆523Updated last month
- The UVM written in Python☆414Updated 2 months ago