This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆560Nov 26, 2024Updated last year
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆486May 8, 2026Updated 2 months ago
- ☆127Apr 20, 2026Updated 3 months ago
- An open-source microcontroller system based on RISC-V☆1,053Feb 6, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,976Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,266May 29, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week
- pulp_soc is the core building component of PULP based SoCs☆84Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- ☆107Aug 19, 2025Updated 11 months ago
- Common SystemVerilog components☆766Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VeeR EH1 core☆955Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,267Jun 27, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,196Feb 11, 2026Updated 5 months ago
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- ☆97Oct 18, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆700Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆230Nov 22, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,325Apr 3, 2026Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆322Jul 2, 2026Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆208Jun 15, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- The Ultra-Low Power RISC-V Core☆1,885Aug 6, 2025Updated 11 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,729Updated this week