This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆572Nov 26, 2024Updated last year
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆501May 8, 2026Updated 5 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,141Updated this week
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Oct 20, 2026Updated last week
- ☆128Oct 14, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,177Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- ☆109Aug 19, 2025Updated last year
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- Rocket Chip Generator☆3,892Sep 13, 2026Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Oct 19, 2026Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆733Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,300Oct 13, 2026Updated 2 weeks ago
- VeeR EH1 core☆972Jul 16, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,394Sep 7, 2026Updated last month
- ☆99Oct 18, 2023Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Sep 18, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- OpenXuantie - OpenC910 Core☆1,488Jun 28, 2024Updated 2 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- The Ultra-Low Power RISC-V Core☆1,960Sep 25, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,325Sep 18, 2021Updated 5 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The OpenPiton Platform☆837Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- RISC-V Cores, SoC platforms and SoCs☆930Mar 26, 2021Updated 5 years ago