pulp-platform / pulpLinks
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆503Updated 7 months ago
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆431Updated 2 months ago
- Common SystemVerilog components☆634Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆563Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,090Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆587Updated this week
- VeeR EL2 Core☆288Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,321Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- lowRISC Style Guides☆440Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆260Updated 2 months ago
- Bus bridges and other odds and ends☆572Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆711Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆289Updated last year
- VeeR EH1 core☆884Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- RISC-V CPU Core☆351Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆645Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆278Updated 5 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- The OpenPiton Platform☆716Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆924Updated 8 months ago
- Random instruction generator for RISC-V processor verification☆1,136Updated last month
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- synthesiseable ieee 754 floating point library in verilog☆657Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆920Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆669Updated 3 weeks ago
- The UVM written in Python☆440Updated this week
- ☆239Updated 2 years ago