pulp-platform / pulpLinks
This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆510Updated 9 months ago
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆439Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆523Updated 3 weeks ago
- Common SystemVerilog components☆649Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆585Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- VeeR EL2 Core☆294Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- lowRISC Style Guides☆450Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- VeeR EH1 core☆889Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆274Updated 5 years ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆722Updated last week
- Bus bridges and other odds and ends☆583Updated 4 months ago
- The OpenPiton Platform☆725Updated this week
- RISC-V CPU Core☆370Updated 2 months ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- ☆243Updated 2 years ago
- ☆337Updated 11 months ago
- An open-source static random access memory (SRAM) compiler.☆938Updated last month
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆929Updated 9 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated last week
- RISC-V Cores, SoC platforms and SoCs☆896Updated 4 years ago