This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores.
☆566Nov 26, 2024Updated last year
Alternatives and similar repositories for pulp
Users that are interested in pulp are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆493May 8, 2026Updated 3 months ago
- ☆128Updated this week
- An open-source microcontroller system based on RISC-V☆1,062Feb 6, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,029Aug 20, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,278Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,086Updated this week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- ☆109Aug 19, 2025Updated last year
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,852Jun 2, 2026Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆632Jul 24, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VeeR EH1 core☆964Jul 16, 2026Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆235Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,366Jul 31, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,369Aug 19, 2026Updated last week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,232Feb 11, 2026Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Aug 19, 2026Updated last week
- ☆97Oct 18, 2023Updated 2 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆713Aug 13, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Sep 18, 2023Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,471Jun 28, 2024Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,350Apr 3, 2026Updated 4 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆229Nov 22, 2023Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆278Nov 6, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- RISC-V Formal Verification Framework☆634Apr 6, 2022Updated 4 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆327Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Aug 21, 2026Updated last week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,296Sep 18, 2021Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆365Updated this week
- The Ultra-Low Power RISC-V Core☆1,905Aug 6, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year