RISC-V System on Chip Template
☆163May 21, 2026Updated last month
Alternatives and similar repositories for iob-soc
Users that are interested in iob-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Array Generator☆20Jun 8, 2026Updated 3 weeks ago
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- Verilog Configurable Cache☆200Jun 10, 2026Updated 3 weeks ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- a Python framework for managing embedded HW/SW projects☆22Jun 10, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 6 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆48Jun 13, 2023Updated 3 years ago
- CORE-V Family of RISC-V Cores☆358Mar 31, 2026Updated 3 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆346Jun 25, 2026Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Basic RISC-V Test SoC☆199Apr 7, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆815Jun 5, 2026Updated 3 weeks ago
- RISC-V microcontroller IP core for embedded, FPGA and ASIC applications☆200May 26, 2026Updated last month
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆20Apr 27, 2024Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,270Sep 18, 2021Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,255May 29, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆235Aug 25, 2020Updated 5 years ago
- Two Level Cache Controller implementation in Verilog HDL☆63Jul 9, 2020Updated 5 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆620May 26, 2026Updated last month
- Simple 3-stage pipeline RISC-V processor☆149Feb 24, 2026Updated 4 months ago
- RISC-V CPU Core☆439Jun 24, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆321Jun 26, 2026Updated last week
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Common SystemVerilog components☆762Jun 26, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,429May 8, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 4 months ago