RISC-V System on Chip Template
☆162Aug 26, 2026Updated 2 months ago
Alternatives and similar repositories for iob-soc
Users that are interested in iob-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated last month
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 2 weeks ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Basic RISC-V Test SoC☆212Apr 7, 2019Updated 7 years ago
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 7 months ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- Hardware random number generator for FPGAs☆10May 7, 2015Updated 11 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- RISC-V microcontroller IP for embedded, FPGA and ASIC applications☆203Oct 16, 2026Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆60Nov 16, 2023Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆331Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆67Oct 12, 2026Updated 3 weeks ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- ☆33Nov 25, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆696Jul 16, 2025Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆497Oct 17, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Verilog library for ASIC and FPGA designers☆1,440May 8, 2024Updated 2 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,180Updated this week
- Simple 3-stage pipeline RISC-V processor☆151Feb 24, 2026Updated 8 months ago