RISC-V System on Chip Template
☆162Aug 26, 2026Updated last month
Alternatives and similar repositories for iob-soc
Users that are interested in iob-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Coarse Grained Reconfigurable Array Generator☆22Sep 16, 2026Updated 3 weeks ago
- Running Linux on IOb-SoC-OpenCryptoHW☆16Aug 15, 2024Updated 2 years ago
- Reconfigurable Hardware-Accelerated Open-Source Cryptographic IP Cores☆13Feb 23, 2025Updated last year
- a Python framework for managing embedded HW/SW projects☆24Updated this week
- Verilog Configurable Cache☆197Sep 21, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated 3 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated last year
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated last year
- CORE-V Family of RISC-V Cores☆376Mar 31, 2026Updated 6 months ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆65Jul 4, 2023Updated 3 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- RISC-V microcontroller for embedded, FPGA and ASIC applications☆203Updated this week
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- Generic Register Interface (contains various adapters)☆140Aug 6, 2026Updated 2 months ago
- CV32E40X Design-Verification environment☆19Jun 2, 2026Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆376Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,312Oct 1, 2026Updated last week
- Basic RISC-V Test SoC☆213Apr 7, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆642Sep 14, 2026Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆343Dec 11, 2024Updated last year
- Simple 3-stage pipeline RISC-V processor☆151Feb 24, 2026Updated 7 months ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆329Updated this week
- A modular and multifunctional embedded platform designed for mobile robotics applications.☆19Sep 5, 2026Updated last month
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,153Feb 27, 2025Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,212Oct 3, 2026Updated last week
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago