IObundle / iob-socLinks
RISC-V System on Chip Template
☆159Updated last month
Alternatives and similar repositories for iob-soc
Users that are interested in iob-soc are comparing it to the libraries listed below
Sorting:
- RISC-V Verification Interface☆107Updated last week
- Verilog Configurable Cache☆183Updated 10 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated 2 weeks ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- ☆95Updated last month
- A Fast, Low-Overhead On-chip Network☆228Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 11 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- ☆97Updated 2 years ago
- ☆189Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆116Updated this week
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- RISC-V microcontroller IP core developed in Verilog☆183Updated 5 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- VeeR EL2 Core☆297Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- ☆145Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week