IObundle / iob-socLinks
RISC-V System on Chip Template
☆159Updated 2 months ago
Alternatives and similar repositories for iob-soc
Users that are interested in iob-soc are comparing it to the libraries listed below
Sorting:
- RISC-V Verification Interface☆108Updated this week
- Verilog Configurable Cache☆184Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- ☆96Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- ☆99Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- A demo system for Ibex including debug support and some peripherals☆78Updated 4 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ☆190Updated last year
- ☆148Updated 2 years ago
- VeeR EL2 Core☆299Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆185Updated this week