openhwgroup / cv32e41pView external linksLinks
4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆26Aug 16, 2023Updated 2 years ago
Alternatives and similar repositories for cv32e41p
Users that are interested in cv32e41p are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- 32-bit RISC-V microcontroller for embedded, FPGA and ASIC applications☆189Jan 31, 2026Updated 2 weeks ago
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 2 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- ☆41Nov 4, 2024Updated last year
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- RISC-V Configuration Validator☆81Mar 28, 2025Updated 10 months ago
- Build scripts of ci.rvperf.org☆12Feb 1, 2026Updated 2 weeks ago
- ☆33Nov 4, 2024Updated last year
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆101Jun 24, 2025Updated 7 months ago
- UNSUPPORTED INTERNAL toolchain builds☆47Feb 4, 2026Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.☆15Oct 5, 2025Updated 4 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- CORE-V Family of RISC-V Cores☆327Feb 13, 2025Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆19Nov 26, 2024Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Updated this week
- ☆258Dec 22, 2022Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Generic Register Interface (contains various adapters)☆135Nov 20, 2025Updated 2 months ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- ☆89Aug 26, 2025Updated 5 months ago
- A 16-bit Reduced Instruction Set Computing(RISC) processor capable of fetching and executing a set of 16-bit machine instructions.☆20Apr 4, 2024Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 9 months ago
- ☆37Updated this week
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- ☆35Mar 8, 2023Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- JTAG Test Access Port (TAP)☆37Jul 17, 2014Updated 11 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Nov 1, 2020Updated 5 years ago