openhwgroup / cv32e41pLinks
4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆27Updated last year
Alternatives and similar repositories for cv32e41p
Users that are interested in cv32e41p are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Simple runtime for Pulp platforms☆48Updated 2 weeks ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated 9 months ago
- ☆46Updated 3 weeks ago
- ☆84Updated 3 weeks ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- UNSUPPORTED INTERNAL toolchain builds☆39Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆31Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- The multi-core cluster of a PULP system.☆97Updated last week
- Platform Level Interrupt Controller☆40Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- AXI X-Bar☆19Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated 2 weeks ago
- ☆24Updated 2 weeks ago
- RISC-V Configuration Structure☆38Updated 7 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year