openhwgroup / cv32e41p
4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆27Updated last year
Alternatives and similar repositories for cv32e41p:
Users that are interested in cv32e41p are comparing it to the libraries listed below
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 weeks ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- ☆82Updated this week
- ☆45Updated 3 months ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆62Updated 6 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- Simple runtime for Pulp platforms☆42Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆80Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆47Updated 7 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Source-Opened RISCV for Crypto☆15Updated 3 years ago
- ☆32Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated last week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- Generic Register Interface (contains various adapters)☆111Updated 5 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- UNSUPPORTED INTERNAL toolchain builds☆36Updated 3 weeks ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆35Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆28Updated last year
- AXI X-Bar☆19Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago