openhwgroup / cv32e41pLinks
4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions
☆27Updated 2 years ago
Alternatives and similar repositories for cv32e41p
Users that are interested in cv32e41p are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Simple runtime for Pulp platforms☆49Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- UNSUPPORTED INTERNAL toolchain builds☆45Updated last month
- ☆50Updated 4 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Generic Register Interface (contains various adapters)☆128Updated last month
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 10 months ago
- ☆41Updated 10 months ago
- RISC-V Nox core☆68Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Platform Level Interrupt Controller☆41Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- ☆86Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 10 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆43Updated 2 years ago
- ☆38Updated 3 years ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆47Updated last month
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated 3 weeks ago