openhwgroup / core-v-mcu
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
☆173Updated last year
Alternatives and similar repositories for core-v-mcu:
Users that are interested in core-v-mcu are comparing it to the libraries listed below
- CORE-V Family of RISC-V Cores☆240Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- VeeR EL2 Core☆266Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆230Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆143Updated 4 months ago
- ☆129Updated last year
- RISC-V Verification Interface☆85Updated 3 weeks ago
- ☆229Updated 2 years ago
- RISC-V System on Chip Template☆156Updated this week
- ☆168Updated last year
- Basic RISC-V Test SoC☆115Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆210Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- The multi-core cluster of a PULP system.☆80Updated this week
- FuseSoC standard core library☆127Updated last month
- ☆275Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- Verilog Configurable Cache☆172Updated 3 months ago
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆78Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- Arduino compatible Risc-V Based SOC☆144Updated 7 months ago
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆83Updated last month
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆78Updated 3 years ago