openhwgroup / core-v-mcu

Related projects ⓘ

Alternatives and complementary repositories for core-v-mcu

• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆252Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆206Updated 8 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆224Updated 2 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆195Updated this week
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆212Updated this week
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆194Updated this week
• SpinalHDL / NaxRiscv
  ☆269Updated last month
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆287Updated 2 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆74Updated 2 months ago
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆153Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆444Updated this week
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆134Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH2
  ☆214Updated last year
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆136Updated 3 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆129Updated last week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆264Updated last year
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• FPGA-Research-Manchester / FABulous
  Fabric generator and CAD tools
  ☆148Updated this week
• SpinalHDL / SaxonSoc
  SoC based on VexRiscv and ICE40 UP5K
  ☆151Updated 7 months ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆156Updated 2 weeks ago
• riscv-ovpsim / imperas-riscv-tests
  ☆160Updated 10 months ago
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆133Updated 4 months ago
• ultraembedded / riscv_soc
  Basic RISC-V Test SoC
  ☆104Updated 5 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆265Updated this week
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆99Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆145Updated 2 weeks ago
• chipsalliance / VeeR-ISS
  ☆121Updated last year
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆140Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago