openhwgroup / core-v-mcuLinks
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
☆186Updated 3 weeks ago
Alternatives and similar repositories for core-v-mcu
Users that are interested in core-v-mcu are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆299Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- RISC-V Verification Interface☆107Updated 3 weeks ago
- Basic RISC-V Test SoC☆153Updated 6 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- RISC-V System on Chip Template☆159Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆328Updated 10 months ago
- ☆148Updated 2 years ago
- ☆245Updated 2 years ago
- Arduino compatible Risc-V Based SOC☆157Updated last year
- Verilog implementation of a RISC-V core☆125Updated 7 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Generic Register Interface (contains various adapters)☆130Updated last week
- ☆96Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆119Updated 3 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Verilog Configurable Cache☆184Updated last week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- ☆118Updated last week