openhwgroup / core-v-mcuLinks
This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
☆177Updated last month
Alternatives and similar repositories for core-v-mcu
Users that are interested in core-v-mcu are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆278Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- RISC-V Verification Interface☆92Updated 3 months ago
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- ☆135Updated last year
- ☆238Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- ☆175Updated last year
- ☆288Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆97Updated last week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆159Updated last week
- ☆86Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated 2 weeks ago
- ☆111Updated this week
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- FuseSoC standard core library☆139Updated last week
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month