FuseSoC-based SoC for VeeR EH1 and EL2
☆341Dec 11, 2024Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH1 core☆956Updated this week
- VeeR EL2 Core☆342Updated this week
- VeeR EH2 core☆273Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆228Jan 11, 2026Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,437Jul 2, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- FuseSoC standard core library☆166Apr 28, 2026Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆363Mar 31, 2026Updated 3 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆622Jul 2, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆316Jul 2, 2026Updated 2 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆701Updated this week
- SERV - The SErial RISC-V CPU☆1,832Jul 10, 2026Updated last week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆157Oct 6, 2023Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆141Jul 2, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆989Nov 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Common SystemVerilog components☆766Updated this week
- 32-bit Superscalar RISC-V CPU☆1,281Sep 18, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V CPU Core☆441Jun 24, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,627Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆84Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,197Feb 11, 2026Updated 5 months ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- The multi-core cluster of a PULP system.☆114Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,980Jul 14, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,026Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,326Apr 3, 2026Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆208Jun 15, 2026Updated last month
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,270Jun 27, 2024Updated 2 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆224Jul 14, 2026Updated last week
- The OpenPiton Platform☆802Feb 25, 2026Updated 4 months ago