FuseSoC-based SoC for VeeR EH1 and EL2
☆340Dec 11, 2024Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- VeeR EL2 Core☆343Updated this week
- VeeR EH2 core☆274Jul 20, 2026Updated 3 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆230Jan 11, 2026Updated 7 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,274May 29, 2026Updated 2 months ago
- FuseSoC standard core library☆169Apr 28, 2026Updated 3 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆161Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆366Mar 31, 2026Updated 4 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆630Jul 24, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆321Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆709Jul 17, 2026Updated 3 weeks ago
- SERV - The SErial RISC-V CPU☆1,857Jul 10, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆158Oct 6, 2023Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week
- An abstraction library for interfacing EDA tools☆786Updated this week
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆357Updated this week
- Common SystemVerilog components☆781Updated this week
- 32-bit Superscalar RISC-V CPU☆1,287Sep 18, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆535Updated this week
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,220Feb 11, 2026Updated 6 months ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,005Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,062Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,340Apr 3, 2026Updated 4 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆211Jul 27, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,321Jul 31, 2026Updated last week
- The OpenPiton Platform☆809Feb 25, 2026Updated 5 months ago
- Rocket Chip Generator☆3,840Jun 2, 2026Updated 2 months ago