chipsalliance / VeeRwolfLinks
FuseSoC-based SoC for VeeR EH1 and EL2
☆328Updated 10 months ago
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆299Updated 2 weeks ago
- ☆245Updated 2 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated last week
- RISC-V CPU Core☆389Updated 4 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆275Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆446Updated 5 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆602Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Common SystemVerilog components☆665Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆515Updated 10 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- Basic RISC-V Test SoC☆153Updated 6 years ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆291Updated last week
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated this week
- Bus bridges and other odds and ends☆593Updated 6 months ago
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- ☆190Updated last year
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- ☆349Updated last month
- SystemVerilog to Verilog conversion☆670Updated 4 months ago