FuseSoC-based SoC for VeeR EH1 and EL2
☆341Dec 11, 2024Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH1 core☆949May 29, 2023Updated 3 years ago
- VeeR EL2 Core☆339Updated this week
- ☆266Dec 22, 2022Updated 3 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆226Jan 11, 2026Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,243May 29, 2026Updated last week
- FuseSoC standard core library☆165Apr 28, 2026Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆160Oct 31, 2024Updated last year
- CORE-V Family of RISC-V Cores☆355Mar 31, 2026Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆613May 26, 2026Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,811Feb 19, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆155Oct 6, 2023Updated 2 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated 3 weeks ago
- FPGA reference design for the the Swerv EH1 Core☆71Dec 10, 2019Updated 6 years ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆809Jun 4, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆982Nov 15, 2024Updated last year
- Common SystemVerilog components☆755Updated this week
- 32-bit Superscalar RISC-V CPU☆1,256Sep 18, 2021Updated 4 years ago
- RISC-V CPU Core☆434Jun 24, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Updated this week
- The multi-core cluster of a PULP system.☆114Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,159Feb 11, 2026Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,960Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- Random instruction generator for RISC-V processor verification☆1,310Apr 3, 2026Updated 2 months ago
- RISC-V Verification Interface☆153Updated this week
- Processor support packages☆20Feb 2, 2021Updated 5 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆215Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,203Jun 27, 2024Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆206May 22, 2026Updated 2 weeks ago