FuseSoC-based SoC for VeeR EH1 and EL2
☆343Dec 11, 2024Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- VeeR EL2 Core☆349Updated this week
- VeeR EH2 core☆283Oct 6, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆232Jan 11, 2026Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆287Nov 6, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆163Oct 31, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,317Updated this week
- FuseSoC standard core library☆172Oct 19, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,908Aug 25, 2026Updated 2 months ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- CORE-V Family of RISC-V Cores☆379Mar 31, 2026Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆647Sep 14, 2026Updated last month
- RISC-V Debug Support for our PULP RISC-V Cores☆332Sep 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- The multi-core cluster of a PULP system.☆122Oct 5, 2026Updated 3 weeks ago
- ☆159Oct 6, 2023Updated 3 years ago
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆735Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆384Updated this week
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- The OpenPiton Platform☆837Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆251Updated this week
- 32-bit Superscalar RISC-V CPU☆1,324Sep 18, 2021Updated 5 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,178Updated this week
- pulp_soc is the core building component of PULP based SoCs☆86Jul 17, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,373Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆139Jul 11, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆560Oct 16, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆214Oct 19, 2026Updated last week
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆132Sep 7, 2026Updated last month
- RISC-V Verification Interface☆168Sep 25, 2026Updated last month