chipsalliance / VeeRwolfLinks
FuseSoC-based SoC for VeeR EH1 and EL2
☆332Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆310Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆287Updated this week
- CORE-V Family of RISC-V Cores☆310Updated 10 months ago
- RISC-V CPU Core☆400Updated 5 months ago
- ☆250Updated 2 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆194Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆249Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆548Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆278Updated 5 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆628Updated last week
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆451Updated 7 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆221Updated last month
- Instruction Set Generator initially contributed by Futurewei☆302Updated 2 years ago
- Common SystemVerilog components☆686Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆307Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆627Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆369Updated 9 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- Open-source RISC-V microcontroller for embedded and FPGA applications☆189Updated this week
- Basic RISC-V Test SoC☆162Updated 6 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆450Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆236Updated last year
- ☆301Updated last month
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆531Updated last year
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- RISC-V Torture Test☆204Updated last year
- Ariane is a 6-stage RISC-V CPU☆151Updated 6 years ago
- ☆359Updated 3 months ago
- Verilog Configurable Cache☆187Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆224Updated 9 months ago