chipsalliance / VeeRwolfLinks
FuseSoC-based SoC for VeeR EH1 and EL2
☆325Updated 9 months ago
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆297Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆274Updated last week
- ☆244Updated 2 years ago
- RISC-V CPU Core☆387Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆440Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆277Updated 5 years ago
- CORE-V Family of RISC-V Cores☆300Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- Instruction Set Generator initially contributed by Futurewei☆295Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆599Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated 2 months ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆245Updated 10 months ago
- Common SystemVerilog components☆660Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆514Updated 10 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆286Updated this week
- Bus bridges and other odds and ends☆589Updated 5 months ago
- ☆297Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.