chipsalliance / VeeRwolfLinks
FuseSoC-based SoC for VeeR EH1 and EL2
☆320Updated 6 months ago
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below
Sorting:
- VeeR EL2 Core☆286Updated 2 weeks ago
- Common SystemVerilog components☆627Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- ☆238Updated 2 years ago
- RISC-V CPU Core☆337Updated last week
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆426Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆237Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated this week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last month
- Bus bridges and other odds and ends☆568Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆475Updated 3 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- ☆289Updated 3 months ago
- VeeR EH1 core☆883Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- Basic RISC-V Test SoC☆129Updated 6 years ago
- Small footprint and configurable DRAM core☆418Updated 3 weeks ago
- Verilog Configurable Cache☆178Updated 6 months ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆267Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆328Updated this week
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- A simple, basic, formally verified UART controller☆304Updated last year