FuseSoC-based SoC for VeeR EH1 and EL2
☆335Dec 11, 2024Updated last year
Alternatives and similar repositories for VeeRwolf
Users that are interested in VeeRwolf are comparing it to the libraries listed below
Sorting:
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- VeeR EL2 Core☆318Feb 23, 2026Updated last week
- ☆258Dec 22, 2022Updated 3 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆224Jan 11, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- FuseSoC standard core library☆155Feb 23, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆295Feb 4, 2026Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆330Feb 13, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆155Oct 31, 2024Updated last year
- Functional verification project for the CORE-V family of RISC-V cores.☆661Updated this week
- Common SystemVerilog components☆713Updated this week
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆195Feb 12, 2026Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆136Feb 24, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Feb 23, 2026Updated last week
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- ☆152Oct 6, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆196Feb 23, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆490Nov 27, 2025Updated 3 months ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- The OpenPiton Platform☆772Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Updated this week
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆119Feb 24, 2026Updated last week
- FPGA reference design for the the Swerv EH1 Core☆72Dec 10, 2019Updated 6 years ago
- An Open-source FPGA IP Generator☆1,056Updated this week