nietzhuang / Cycle-accurate-Eyeriss-modelView external linksLinks
A scalable Eyeriss model in SystemC.
☆33Jan 1, 2023Updated 3 years ago
Alternatives and similar repositories for Cycle-accurate-Eyeriss-model
Users that are interested in Cycle-accurate-Eyeriss-model are comparing it to the libraries listed below
Sorting:
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- C++ SystemC Implementation of a Systolic Array☆14May 15, 2020Updated 5 years ago
- ☆14Apr 8, 2025Updated 10 months ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 5 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- ☆13Aug 21, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆180Dec 14, 2019Updated 6 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆218Dec 22, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- ☆12Apr 16, 2022Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆129Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆16May 26, 2021Updated 4 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆15Jun 28, 2021Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 9 years ago
- ☆124Jul 22, 2020Updated 5 years ago