nietzhuang / Cycle-accurate-Eyeriss-model
A scalable Eyeriss model in SystemC.
☆18Updated last year
Related projects: ⓘ
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- ☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆32Updated 5 years ago
- LCAI-TIHU SW is a software stack of the AI inference processor based on RISC-V☆22Updated last year
- Template for project1 TPU☆11Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆17Updated 2 months ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆13Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆25Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆12Updated 5 years ago
- ☆21Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆29Updated last year
- eyeriss-chisel3☆35Updated 2 years ago
- Eyeriss chip simulator☆31Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆29Updated 3 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- ☆8Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆14Updated 8 months ago
- ☆9Updated 3 months ago
- ☆3Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- ☆17Updated last year
- Development of a Network on Chip Simulation using SystemC.☆30Updated 7 years ago
- ☆65Updated last year
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- ☆28Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago