nietzhuang / Cycle-accurate-Eyeriss-modelLinks
A scalable Eyeriss model in SystemC.
☆27Updated 2 years ago
Alternatives and similar repositories for Cycle-accurate-Eyeriss-model
Users that are interested in Cycle-accurate-Eyeriss-model are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆27Updated 5 years ago
- ☆35Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆15Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- ☆16Updated 3 weeks ago
- ☆28Updated last week
- ☆11Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Template for project1 TPU☆18Updated 4 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- ☆14Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆14Updated 2 years ago
- ☆4Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆71Updated 2 years ago
- ☆15Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago