A scalable Eyeriss model in SystemC.
☆36Jan 1, 2023Updated 3 years ago
Alternatives and similar repositories for Cycle-accurate-Eyeriss-model
Users that are interested in Cycle-accurate-Eyeriss-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 4 months ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 6 years ago
- Eyeriss chip simulator☆41Mar 6, 2020Updated 6 years ago
- SystemC training aimed at TLM.☆36Jul 31, 2020Updated 6 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆29Jul 30, 2026Updated last month
- ☆14Apr 8, 2025Updated last year
- ☆13Mar 10, 2023Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 12 years ago
- simulating connection of micro processor and accelerator on a bus context with systemc language☆17Jul 22, 2018Updated 8 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆39Dec 22, 2023Updated 2 years ago
- Matrix Multiplication in Hardware☆17Jun 3, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Aug 21, 2019Updated 7 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆227Dec 22, 2020Updated 5 years ago
- eyeriss-chisel3☆40May 2, 2022Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- Design and verification of a simple pipelined RISC processor in Verilog, featuring a five-stage pipeline and custom ISA.☆16Jul 15, 2024Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆11Dec 29, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆185Dec 14, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Example code for Modern SystemC using Modern C++☆70Nov 14, 2022Updated 3 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- ☆45Jun 30, 2024Updated 2 years ago
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Jul 16, 2026Updated last month
- ☆18Jun 17, 2022Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Oct 1, 2022Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 7 years ago
- ☆266Apr 8, 2024Updated 2 years ago
- ☆31Dec 12, 2022Updated 3 years ago