nietzhuang / Cycle-accurate-Eyeriss-modelLinks
A scalable Eyeriss model in SystemC.
☆31Updated 2 years ago
Alternatives and similar repositories for Cycle-accurate-Eyeriss-model
Users that are interested in Cycle-accurate-Eyeriss-model are comparing it to the libraries listed below
Sorting:
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- ☆35Updated this week
- ☆27Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- ☆17Updated 5 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆36Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆35Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆27Updated last month
- ☆12Updated 3 years ago
- ☆53Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- ☆70Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Updated 3 years ago
- vector accelerating unit☆34Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆29Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago