☆26Dec 12, 2022Updated 3 years ago
Alternatives and similar repositories for SECDA
Users that are interested in SECDA are comparing it to the libraries listed below
Sorting:
- ☆19Mar 21, 2023Updated 2 years ago
- ☆32Mar 31, 2025Updated 11 months ago
- ☆17Feb 13, 2021Updated 5 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- ☆15Nov 12, 2023Updated 2 years ago
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆24Mar 17, 2021Updated 5 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 7 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- ☆32Aug 21, 2021Updated 4 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 6 years ago
- Comparison of Spiking Neural Network Simulator Performance☆21Oct 12, 2019Updated 6 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Jan 3, 2022Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆42Jan 12, 2021Updated 5 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆227Apr 22, 2019Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆299Feb 28, 2025Updated last year
- A bash script for an automated Rosetta Abinitio folding simulation on an HPC☆11Aug 29, 2020Updated 5 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆20Aug 24, 2025Updated 6 months ago
- ☆73Mar 22, 2020Updated 5 years ago
- ☆11Dec 17, 2023Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- ☆11Jun 29, 2021Updated 4 years ago
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆17May 26, 2021Updated 4 years ago