Jefferyy-Peng / AXI_DMA_CONTROLLERLinks
☆11Updated 2 years ago
Alternatives and similar repositories for AXI_DMA_CONTROLLER
Users that are interested in AXI_DMA_CONTROLLER are comparing it to the libraries listed below
Sorting:
- ☆16Updated 6 years ago
- ☆17Updated 10 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 2 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 5 months ago
- ☆20Updated 3 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆10Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- ☆12Updated 9 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- UVM Testbench for synchronus fifo☆17Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 7 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆26Updated 4 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- ☆14Updated 6 years ago