frobino / Nostrum-SystemC-simulatorLinks
SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
☆14Updated 11 years ago
Alternatives and similar repositories for Nostrum-SystemC-simulator
Users that are interested in Nostrum-SystemC-simulator are comparing it to the libraries listed below
Sorting:
- ☆13Updated 7 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆29Updated last week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- ☆10Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- ☆12Updated 9 years ago
- My local copy of UVM-SystemC☆13Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 8 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆29Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- EE577b-Course-Project☆17Updated 5 years ago