SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
☆14Apr 20, 2014Updated 12 years ago
Alternatives and similar repositories for Nostrum-SystemC-simulator
Users that are interested in Nostrum-SystemC-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemC-Based Simulator for Early Exploration of Networks On-Chip☆13Oct 25, 2019Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 12 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 11 years ago
- Network on Chip Simulator☆340Jun 9, 2026Updated 4 months ago
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆22Jan 14, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- A library of IP cores needed for FPGA-based SDR development using RHINO board with SPARTAN-6 xc6slx150t device.☆13Mar 11, 2017Updated 9 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated 2 weeks ago
- This is the source code of the 2021 replication for ReScience of the paper "Speedup Graph Processing by Graph Ordering" by Hao Wei, Jeffr…☆13May 31, 2021Updated 5 years ago
- PCI Express controller model☆81Oct 5, 2022Updated 4 years ago
- Archives of SystemC from The Ground Up Book Exercises☆36Nov 14, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆20Aug 13, 2018Updated 8 years ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP. Integrated with Sniper simulator.☆11Apr 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- An interconnection networks simulator☆14Jul 7, 2015Updated 11 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Example code for Modern SystemC using Modern C++☆71Nov 14, 2022Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Repository for "GIST: Distributed training for large-scale graph convolutional networks"☆15Jan 14, 2023Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago