frobino / Nostrum-SystemC-simulatorLinks
SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).
☆14Updated 11 years ago
Alternatives and similar repositories for Nostrum-SystemC-simulator
Users that are interested in Nostrum-SystemC-simulator are comparing it to the libraries listed below
Sorting:
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Network on Chip for MPSoC☆26Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆27Updated 5 years ago
- My local copy of UVM-SystemC☆13Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- ☆12Updated 9 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- Various low power labs using sky130☆12Updated 3 years ago
- Direct Access Memory for MPSoC☆12Updated last month
- ☆16Updated 6 years ago
- EE577b-Course-Project☆17Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- ☆13Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 6 months ago
- ☆20Updated 5 years ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- ☆13Updated 3 weeks ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago