☆10Oct 8, 2021Updated 4 years ago
Alternatives and similar repositories for chipyard
Users that are interested in chipyard are comparing it to the libraries listed below
Sorting:
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆61Aug 30, 2021Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆19Dec 29, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- Library for modelling performance costs of different Neural Network workloads on NPU devices☆34Mar 11, 2026Updated last week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆34Aug 13, 2024Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 5, 2026Updated 2 weeks ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Penn CIS 5650 (GPU Programming and Architecture) Final Project☆43Dec 11, 2023Updated 2 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Linux development repository for socfpga☆14Updated this week
- A scalable Eyeriss model in SystemC.☆34Jan 1, 2023Updated 3 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Apr 6, 2020Updated 5 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- A very hacky set of functions for getting plotly to do what I want when doing mech interp research, designed to be compatible with PyTorc…☆13Jun 16, 2023Updated 2 years ago
- ☆20Mar 3, 2026Updated 2 weeks ago
- 基于PyTorch GPT-2的针对各种数据并行pretrain的研究代码.☆11Dec 16, 2022Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- "If it looks like computer graphics, it is not good computer graphics." ― Jeremy Birn☆33Oct 4, 2019Updated 6 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- ☆14Oct 7, 2023Updated 2 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆21Feb 11, 2024Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- Running Linux on IOb-SoC-OpenCryptoHW☆15Aug 15, 2024Updated last year
- ☆17Jun 8, 2019Updated 6 years ago
- ☆18Jan 15, 2026Updated 2 months ago
- ☆12Jun 22, 2023Updated 2 years ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated last year
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- A short tutorial on Gem5 with focus on how to run and modify Garnet2.0☆17Apr 18, 2018Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- TREC QA dataset for question answering cleaned for usage in Question Answering☆14Aug 26, 2019Updated 6 years ago
- ☆12Sep 18, 2024Updated last year