kimkoech / Systolic-Array
C++ SystemC Implementation of a Systolic Array
☆11Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Systolic-Array
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆22Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- A tool to generate optimized hardware files for univariate functions.☆21Updated 7 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆16Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- Parsing library for BLIF netlists☆18Updated 3 weeks ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- ☆26Updated 7 years ago
- sram/rram/mram.. compiler☆29Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆70Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- ☆51Updated 10 months ago
- ☆11Updated 2 years ago