kimkoech / Systolic-Array
C++ SystemC Implementation of a Systolic Array
☆11Updated 4 years ago
Alternatives and similar repositories for Systolic-Array:
Users that are interested in Systolic-Array are comparing it to the libraries listed below
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆27Updated 4 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated last year
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ☆24Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆25Updated 10 months ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- ☆34Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆27Updated this week
- sram/rram/mram.. compiler☆30Updated last year
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Algorithmic C Machine Learning Library☆22Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated last month
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆33Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆22Updated 5 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago