KyleParkJong / Network-on-Chip-SimulatorLinks
Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator
☆34Updated last year
Alternatives and similar repositories for Network-on-Chip-Simulator
Users that are interested in Network-on-Chip-Simulator are comparing it to the libraries listed below
Sorting:
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated this week
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆17Updated 5 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆70Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ☆35Updated this week
- Template for project1 TPU☆19Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆27Updated 6 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 7 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- ☆53Updated 6 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆37Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 8 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago