KyleParkJong / Network-on-Chip-SimulatorLinks
Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator
☆27Updated last year
Alternatives and similar repositories for Network-on-Chip-Simulator
Users that are interested in Network-on-Chip-Simulator are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- ☆16Updated 3 weeks ago
- ☆28Updated last week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- ☆59Updated last month
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆29Updated 6 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- ☆27Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Template for project1 TPU☆18Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆9Updated last year
- ☆26Updated last year
- ☆33Updated 6 years ago
- ☆13Updated last year
- ☆35Updated 4 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago