KyleParkJong / Network-on-Chip-Simulator
Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator
☆22Updated last year
Alternatives and similar repositories for Network-on-Chip-Simulator:
Users that are interested in Network-on-Chip-Simulator are comparing it to the libraries listed below
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆12Updated 8 months ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- ☆23Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆32Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- A list of our chiplet simulaters☆29Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆26Updated last year
- ☆24Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆46Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆46Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- RTL generator for SpGEMM☆9Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆27Updated 6 years ago
- ☆22Updated 3 months ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆13Updated 7 months ago
- ☆13Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆29Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆56Updated last year
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- ☆34Updated 3 years ago