karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2Links
A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
☆162Updated 5 years ago
Alternatives and similar repositories for CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
Users that are interested in CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2 are comparing it to the libraries listed below
Sorting:
- ☆112Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- IC implementation of TPU☆124Updated 5 years ago
- ☆39Updated 4 years ago
- ☆65Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆176Updated last year
- Verilog implementation of Softmax function☆67Updated 2 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆54Updated 3 months ago