A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
☆183Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
Users that are interested in CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆125Jul 22, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆208Jun 25, 2020Updated 5 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆224Dec 22, 2020Updated 5 years ago
- ☆14Aug 21, 2019Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆199Dec 15, 2017Updated 8 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆144Jul 22, 2025Updated 10 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 4 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆255Apr 10, 2023Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IC implementation of Systolic Array for TPU☆358Oct 21, 2024Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆148Mar 19, 2018Updated 8 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Eyeriss chip simulator☆40Mar 6, 2020Updated 6 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Berkeley's Spatial Array Generator☆1,333Updated this week
- Network on Chip for MPSoC☆28May 20, 2026Updated last week
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆388Dec 27, 2023Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆172Mar 5, 2025Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,093Mar 30, 2026Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆227Aug 4, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- ☆379May 11, 2023Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆484Apr 30, 2026Updated 3 weeks ago
- RTL, Cmodel, and testbench for NVDLA☆2,093Mar 2, 2022Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆41Jan 15, 2024Updated 2 years ago
- ☆666Jan 13, 2021Updated 5 years ago