karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2Links
A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
☆172Updated 5 years ago
Alternatives and similar repositories for CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
Users that are interested in CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2 are comparing it to the libraries listed below
Sorting:
- ☆119Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆109Updated 2 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆227Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- IC implementation of Systolic Array for TPU☆282Updated 11 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆42Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆192Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- IC implementation of TPU☆132Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆68Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆152Updated 7 months ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 2 years ago