karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2Links
A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
☆164Updated 5 years ago
Alternatives and similar repositories for CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
Users that are interested in CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2 are comparing it to the libraries listed below
Sorting:
- ☆113Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated 2 weeks ago
- verilog实现TPU中的脉动阵列计算卷积的module☆128Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- IC implementation of Systolic Array for TPU☆263Updated 9 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆43Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆182Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- ☆65Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- verilog实现systolic array及配套IO☆9Updated 8 months ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆135Updated 5 months ago
- eyeriss-chisel3☆41Updated 3 years ago