A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator
☆187Dec 14, 2019Updated 6 years ago
Alternatives and similar repositories for CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
Users that are interested in CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆127Jul 22, 2020Updated 6 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆228Dec 22, 2020Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆213Jun 25, 2020Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆157Jul 22, 2025Updated last year
- ☆14Aug 21, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆267Apr 10, 2023Updated 3 years ago
- Eyeriss chip simulator☆42Mar 6, 2020Updated 6 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29Oct 20, 2019Updated 7 years ago
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 5 years ago
- IC implementation of Systolic Array for TPU☆385Oct 21, 2024Updated 2 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆160Mar 19, 2018Updated 8 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆41Dec 22, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Berkeley's Spatial Array Generator☆1,549Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆96Apr 26, 2026Updated 6 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Network on Chip for MPSoC☆30Updated this week
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆394Sep 21, 2026Updated last month
- HiPU200 open-source version is a DNN accelerator, using RISC-V instruction set and customized vector/matrix extension.☆10Jan 7, 2022Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆185Mar 5, 2025Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- ☆677Jan 13, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RTL implementation of Flex-DPE.☆119Feb 22, 2020Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆80Aug 9, 2022Updated 4 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆536Jul 26, 2026Updated 3 months ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆30Jul 31, 2019Updated 7 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago