nvdla / tlm2c
Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tlm2c.git)
☆16Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for tlm2c
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- JTAG DPI module for SystemVerilog RTL simulations☆25Updated 9 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆27Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- ☆20Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ☆11Updated 8 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆11Updated last year
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Contains commonly used UVM components (agents, environments and tests).☆26Updated 6 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆15Updated 11 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- Network on Chip for MPSoC☆25Updated last week
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 2 weeks ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- ☆33Updated this week
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 2 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- APB Logic☆12Updated 8 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago