nvdla / tlm2c
Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tlm2c.git)
☆16Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for tlm2c
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- ☆21Updated 2 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆26Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆32Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 3 weeks ago
- PCI Express controller model☆45Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Pulp virtual platform☆21Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 6 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- SystemC Configuration, Control and Inspection (CCI)☆12Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 2 years ago
- ☆11Updated 8 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month