tissue3 / EyerissSimulator
Eyeriss chip simulator
☆36Updated 5 years ago
Alternatives and similar repositories for EyerissSimulator:
Users that are interested in EyerissSimulator are comparing it to the libraries listed below
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- ☆70Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- ☆33Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 4 years ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- ☆71Updated 2 years ago
- ☆34Updated 3 years ago
- Simulator for BitFusion☆97Updated 4 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- ☆26Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆32Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago