tissue3 / EyerissSimulatorLinks
Eyeriss chip simulator
☆36Updated 5 years ago
Alternatives and similar repositories for EyerissSimulator
Users that are interested in EyerissSimulator are comparing it to the libraries listed below
Sorting:
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆71Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 2 months ago
- ☆33Updated 6 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆71Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆27Updated 3 months ago
- ☆41Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- ☆44Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆18Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆133Updated last month
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago