maltanar / systemc-chisel-tools
A collection of tools for working with Chisel-generated hardware in SystemC
☆16Updated 5 years ago
Alternatives and similar repositories for systemc-chisel-tools:
Users that are interested in systemc-chisel-tools are comparing it to the libraries listed below
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆21Updated last week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- FPU Generator☆20Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 3 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆25Updated this week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- Platform Level Interrupt Controller☆35Updated 8 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 8 months ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated 3 weeks ago
- Archives of SystemC from The Ground Up Book Exercises☆29Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆53Updated this week
- Verilog behavioral description of various memories☆30Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆14Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- Open source RTL simulation acceleration on commodity hardware☆23Updated last year
- ☆25Updated 10 months ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 5 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆10Updated 6 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 3 months ago