A collection of tools for working with Chisel-generated hardware in SystemC
☆16Jul 23, 2019Updated 6 years ago
Alternatives and similar repositories for systemc-chisel-tools
Users that are interested in systemc-chisel-tools are comparing it to the libraries listed below
Sorting:
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…☆23Jun 21, 2011Updated 14 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆130Feb 19, 2026Updated last week
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 5 months ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- ☆13Aug 22, 2022Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- List of SpinalHDL projects, libraries, and learning resources.☆25Jan 6, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆269May 21, 2025Updated 9 months ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago