A collection of tools for working with Chisel-generated hardware in SystemC
☆16Jul 23, 2019Updated 6 years ago
Alternatives and similar repositories for systemc-chisel-tools
Users that are interested in systemc-chisel-tools are comparing it to the libraries listed below
Sorting:
- Hardware Description Language Translator☆17Feb 28, 2026Updated 3 weeks ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- espresso logic minimizer (https://embedded.eecs.berkeley.edu/pubs/downloads/espresso/index.htm)☆17Oct 29, 2022Updated 3 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Mar 13, 2026Updated last week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- Language for simplifying parameterized RTL design☆13Nov 6, 2024Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆70Feb 13, 2025Updated last year
- ☆11Dec 18, 2017Updated 8 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆160May 21, 2025Updated 10 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆34Jan 1, 2023Updated 3 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- make emacs' projectile and speedbar extensions work together☆27Aug 7, 2019Updated 6 years ago
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 6 months ago
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Mar 15, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆222Dec 23, 2025Updated 2 months ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- Essential Tools for Programming☆10Aug 17, 2015Updated 10 years ago
- SystemC/TLM-2.0 Co-simulation framework☆273May 21, 2025Updated 10 months ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- A repository for SystemC Learning examples☆74Oct 25, 2022Updated 3 years ago
- Hardware Verification library for C++, SystemC and SystemVerilog☆30Nov 27, 2012Updated 13 years ago