IronySuzumiya / NiuDianNao
A simple cycle-accurate DaDianNao simulator
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for NiuDianNao
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- ☆33Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- ☆22Updated last month
- ☆10Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- ☆27Updated 5 years ago
- ☆18Updated last year
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week
- ☆22Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆32Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An HBM FPGA based SpMV Accelerator☆9Updated 2 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆13Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- HLS project modeling various sparse accelerators.☆11Updated 2 years ago
- ☆17Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆18Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago