A simple cycle-accurate DaDianNao simulator
☆13Mar 27, 2019Updated 7 years ago
Alternatives and similar repositories for NiuDianNao
Users that are interested in NiuDianNao are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- ☆10May 8, 2022Updated 4 years ago
- ☆10Jun 28, 2019Updated 7 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆29Feb 26, 2023Updated 3 years ago
- ☆14Nov 12, 2023Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆37May 19, 2022Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ReRAM implementation on CNN☆18Dec 30, 2018Updated 7 years ago
- Example Programs for the Phaser (CN0566)☆12Jul 24, 2023Updated 3 years ago
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- ☆20Jul 1, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆15Oct 27, 2026Updated last week
- Python code translations for the book Collins, Travis F., Robin Getz, Di Pu, Alexander M. Wyglinski: Software-Defined Radio for Engineers☆16Mar 29, 2020Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆30Dec 18, 2024Updated last year
- An example model of a Network Processing Unit using the PFPSim framework.☆13Aug 23, 2016Updated 10 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- ☆14May 15, 2023Updated 3 years ago
- GoldenEye is a functional simulator with fault injection capabilities for common and emerging numerical formats, implemented for the PyTo…☆28Oct 22, 2024Updated 2 years ago
- ☆10Jul 4, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- the script of FEKO similuation☆10Nov 20, 2023Updated 2 years ago
- Phaser Beamforming examples from youtube video series☆14Feb 4, 2025Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆20Oct 19, 2026Updated 2 weeks ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- ☆20Nov 14, 2022Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆18Jun 9, 2025Updated last year
- ADRV90xx Getting Started Info☆14Mar 3, 2020Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆22Dec 10, 2018Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FPU Generator☆21Updated this week
- PELA: Learning Parameter-Efficient Models with Low-Rank Approximation [CVPR 2024]☆19Apr 14, 2024Updated 2 years ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆47Jul 28, 2017Updated 9 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Jul 27, 2023Updated 3 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago