IronySuzumiya / NiuDianNao
A simple cycle-accurate DaDianNao simulator
☆13Updated 5 years ago
Alternatives and similar repositories for NiuDianNao:
Users that are interested in NiuDianNao are comparing it to the libraries listed below
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated 2 years ago
- ☆33Updated 5 years ago
- ☆33Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆12Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆23Updated 3 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- ☆27Updated 5 years ago
- ☆25Updated 8 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆47Updated this week
- Fibertree emulator☆12Updated 2 months ago
- ☆12Updated last year
- NeuraChip Accelerator Simulator☆11Updated 8 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- ☆18Updated 2 years ago
- Learn NVDLA by SOMNIA☆30Updated 5 years ago
- ☆25Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago