Alternatives and similar repositories for PipelineProcessorDesign

Users that are interested in PipelineProcessorDesign are comparing it to the libraries listed below

• ibraheemalayan / ENCS4330-REAL-TIME-APPLICATIONS-AND-EMBEDDED-SYSTEMS-SAMPLES
  Multithreading, Multiprocessing, IPC C code samples and PIC assembly code samples and resources for the ENCS4330 - Real time applications…
  ☆17Updated 10 months ago
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆176Updated 5 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆210Updated last month
• Mattjesc / Efficient-FPGA-CNN-Accelerator
  Efficient FPGA-Based Accelerator for Convolutional Neural Networks
  ☆33Updated last year
• arasi15 / CNN-Accelerator-Implementation-based-on-Eyerissv2
  ☆121Updated 5 years ago
• leo47007 / TPU-Tensor-Processing-Unit
  IC implementation of TPU
  ☆138Updated 5 years ago
• abdelazeem201 / Systolic-array-implementation-in-RTL-for-TPU
  IC implementation of Systolic Array for TPU
  ☆307Updated last year
• thedatabusdotio / fpga-ml-accelerator
  This repository hosts the code for an FPGA based accelerator for convolutional neural networks
  ☆171Updated last year
• suchuankai / CNN-hw-accelerator
  CNN hardware accelerator to accelerate quantized LeNet-5 model
  ☆41Updated 2 years ago
• yuyuranium / FPGA-Project-2022-simple-tpu
  Systolic array based simple TPU for CNN on PYNQ-Z2
  ☆38Updated 3 years ago
• Xilinx / xup_high_level_synthesis_design_flow
  AMD University Program HLS tutorial
  ☆119Updated last year
• chrisneuf / Deep-Neural-Network-Hardware-Accelerator
  My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket
  ☆26Updated 6 years ago
• eki-project / finn-plus
  FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…
  ☆28Updated this week
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆15Updated last year
• lirui-shanghaitech / CNN-Accelerator-VLSI
  Convolutional accelerator kernel, target ASIC & FPGA
  ☆234Updated 2 years ago
• FedericoSerafini / HLS-CNN
  High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.
  ☆41Updated last year
• muneebullashariff / best_coding_practices
  Describes the best coding practices and guidelines
  ☆11Updated last year
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆238Updated 3 months ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆25Updated 3 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆26Updated 3 years ago
• BoooC / CNN-Accelerator-Based-on-Eyeriss-v2
  A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network
  ☆120Updated 4 months ago
• Artityagi123456789 / 15DaysofUVM
  ☆22Updated last year
• Devipriya1921 / Traffic-Light-Controller-using-Verilog
  Verilog Project
  ☆19Updated 4 years ago
• BUAA-CI-LAB / Literatures-on-SRAM-based-CIM
  A reading list for SRAM-based Compute-In-Memory (CIM) research.
  ☆99Updated last month
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆402Updated last year
• maomran / softmax
  Verilog implementation of Softmax function
  ☆76Updated 3 years ago
• Ghonimo / Pre_Silicon-AHB-to_APB-Verification
  Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀
  ☆40Updated last year
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆230Updated 8 years ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆97Updated 3 weeks ago
• huangxc6 / E203_CNN_Genesys2
  Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.
  ☆22Updated last year