Alternatives and similar repositories for PipelineProcessorDesign

Users that are interested in PipelineProcessorDesign are comparing it to the libraries listed below

• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆386Updated last year
• Ummidichandrika / 100-Days-of-RTL
  ☆114Updated last year
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated 2 years ago
• kartiksamtani / 100DaysOfRTL
  This is a passion project where I aim to explore the RTL design topics of my interest.
  ☆14Updated 2 months ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆89Updated 2 years ago
• Tooba12322 / RTL_Designs
  ☆14Updated 8 months ago
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆33Updated last year
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆154Updated 11 months ago
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆145Updated last year
• arunkpv / vsd-hdp
  ☆17Updated 3 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆374Updated 3 weeks ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆204Updated 2 weeks ago
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆23Updated last year
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆69Updated last year
• lirui-shanghaitech / CNN-Accelerator-VLSI
  Convolutional accelerator kernel, target ASIC & FPGA
  ☆220Updated 2 years ago
• agalimberti / NoCRouter
  RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni
  ☆128Updated 7 years ago
• karimmahmoud22 / SystemVerilog-For-Verification
  ☆33Updated last year
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆87Updated 4 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆214Updated last week
• karribharathi / 100-Days-of-RTL
  ☆16Updated last year
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆160Updated 3 months ago
• Devipriya1921 / Traffic-Light-Controller-using-Verilog
  Verilog Project
  ☆13Updated 3 years ago
• SRA-VJTI / synapse32
  An inhouse RISC-V 32-bits CPU
  ☆16Updated last month
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆82Updated 2 years ago
• Artityagi123456789 / 15DaysofUVM
  ☆18Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆263Updated 2 months ago
• Ghonimo / Pre_Silicon-AHB-to_APB-Verification
  Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀
  ☆31Updated last year
• ItzzInfinity / 100-days-of-RTL
  Trying to get a new skill
  ☆24Updated 7 months ago
• Gowtham1729 / Image-Processing
  Image Processing Toolbox in Verilog using Basys3 FPGA
  ☆212Updated 2 months ago
• michaelehab / AES-Verilog
  Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
  ☆108Updated 3 years ago