SingularityKChen / dl_acceleratorLinks
Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions
☆198Updated 5 years ago
Alternatives and similar repositories for dl_accelerator
Users that are interested in dl_accelerator are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- ☆113Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆157Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆66Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆138Updated 5 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- ☆65Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆93Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- An integrated CGRA design framework☆90Updated 5 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆149Updated last week
- A DSL for Systolic Arrays☆80Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆43Updated 4 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆231Updated 6 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week