SingularityKChen / dl_acceleratorLinks
Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions
☆195Updated 4 years ago
Alternatives and similar repositories for dl_accelerator
Users that are interested in dl_accelerator are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆112Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆185Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- IC implementation of TPU☆124Updated 5 years ago
- ☆65Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆157Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆128Updated last week
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆209Updated 2 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆77Updated 4 months ago
- ☆66Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- ☆163Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago