jneless / EyerissF
An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"
☆181Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for EyerissF
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆176Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- ☆93Updated 4 years ago
- ☆69Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- Eyeriss chip simulator☆33Updated 4 years ago
- IC implementation of TPU☆87Updated 4 years ago
- The second place winner for DAC-SDC 2020☆94Updated 2 years ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- IC implementation of Systolic Array for TPU☆153Updated last month
- A FPGA Based CNN accelerator, following Google's TPU V1.☆121Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆138Updated 7 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆168Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆221Updated last week
- ☆60Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆183Updated 7 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Repository to host and maintain scale-sim-v2 code☆233Updated 2 weeks ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- ☆64Updated 2 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- Vitis HLS Library for FINN☆181Updated this week
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week