An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"
☆227Dec 22, 2020Updated 5 years ago
Alternatives and similar repositories for EyerissF
Users that are interested in EyerissF are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Eyeriss chip simulator☆41Mar 6, 2020Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆210Jun 25, 2020Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆185Dec 14, 2019Updated 6 years ago
- ☆128Jul 22, 2020Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆200Dec 15, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆385May 11, 2023Updated 3 years ago
- ☆14Aug 21, 2019Updated 6 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆237Apr 13, 2026Updated 4 months ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 4 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆510Jul 26, 2026Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆172May 26, 2025Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆116Jan 4, 2023Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,114Mar 30, 2026Updated 4 months ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆563Jun 25, 2024Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆121Apr 9, 2025Updated last year
- Repository to host and maintain SCALE-Sim code☆507Jun 28, 2026Updated last month
- 关于深度学习算法、框架、编译器、加速器的一些理解☆16Jul 2, 2022Updated 4 years ago
- Berkeley's Spatial Array Generator☆1,430Jun 30, 2026Updated last month
- Convolutional accelerator kernel, target ASIC & FPGA☆258Apr 10, 2023Updated 3 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆390Dec 27, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆91Apr 26, 2026Updated 3 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 7 months ago
- Simulator for BitFusion☆103Aug 6, 2020Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆193Jan 17, 2024Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆260Apr 15, 2024Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Oct 1, 2022Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- IC implementation of TPU☆160Dec 18, 2019Updated 6 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆150Dec 25, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Nov 12, 2023Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,137Mar 2, 2022Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆154Jun 16, 2025Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆154Jul 22, 2025Updated last year
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- ☆124Nov 17, 2023Updated 2 years ago