dcblack / ModernSystemCLinks
Example code for Modern SystemC using Modern C++
☆65Updated 2 years ago
Alternatives and similar repositories for ModernSystemC
Users that are interested in ModernSystemC are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆117Updated last week
- SystemC training aimed at TLM.☆32Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- A repository for SystemC Learning examples☆71Updated 2 years ago
- Learn systemC with examples☆121Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Brief SystemC getting started tutorial☆93Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆27Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Public release☆56Updated 6 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆155Updated 4 months ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- ☆54Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated 11 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- A modeling library with virtual components for SystemC and TLM simulators☆168Updated last week
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated 9 months ago
- ☆87Updated last year