dcblack / ModernSystemC
Example code for Modern SystemC using Modern C++
☆61Updated 2 years ago
Alternatives and similar repositories for ModernSystemC:
Users that are interested in ModernSystemC are comparing it to the libraries listed below
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated 2 weeks ago
- SystemC training aimed at TLM.☆28Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Learn systemC with examples☆109Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 weeks ago
- A repository for SystemC Learning examples☆67Updated 2 years ago
- Public release☆50Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- ☆43Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- Project repo for the POSH on-chip network generator☆45Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆25Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆16Updated 11 years ago
- Modular Multi-ported SRAM-based Memory☆29Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆52Updated 3 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 6 months ago
- ☆26Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago