PolyArch / fp-diannao
☆14Updated last week
Alternatives and similar repositories for fp-diannao:
Users that are interested in fp-diannao are comparing it to the libraries listed below
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- A Toy-Purpose TPU Simulator☆18Updated 10 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- ☆14Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆20Updated last month
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆43Updated last month
- ☆70Updated 5 years ago
- ☆35Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆34Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆33Updated 6 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆14Updated 5 years ago
- ☆14Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆35Updated 3 weeks ago
- Eyeriss chip simulator☆36Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- MAERI public release☆31Updated 3 years ago