PolyArch / fp-diannao
☆14Updated last year
Related projects: ⓘ
- An implementation of a BinaryConnect network for cifar10☆11Updated 4 years ago
- ☆13Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 2 years ago
- ☆10Updated 10 months ago
- ☆15Updated 4 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆23Updated 4 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆12Updated 5 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆17Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆30Updated 5 years ago
- ☆23Updated 2 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆46Updated 5 months ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 5 years ago
- ☆67Updated 4 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated last year
- Eyeriss chip simulator☆31Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆41Updated 3 months ago
- ☆31Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 5 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆12Updated 2 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- ☆32Updated 5 years ago
- Fibertree emulator☆11Updated last month
- An HLS based winograd systolic CNN accelerator☆46Updated 3 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆28Updated 11 months ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 4 years ago
- ☆17Updated last year