PolyArch / fp-diannao
☆14Updated last year
Alternatives and similar repositories for fp-diannao:
Users that are interested in fp-diannao are comparing it to the libraries listed below
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated 2 years ago
- ☆12Updated last year
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆14Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 5 years ago
- Learn NVDLA by SOMNIA☆30Updated 5 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆45Updated 9 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆13Updated 5 years ago
- ☆69Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆18Updated 5 years ago
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- ☆56Updated 4 years ago
- ☆31Updated 4 years ago
- ☆33Updated 5 years ago
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- Fibertree emulator☆12Updated 2 months ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 8 months ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆19Updated 2 weeks ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 6 years ago