SingularityKChen / SystemC-Training
SystemC training aimed at TLM.
☆26Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for SystemC-Training
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆25Updated 4 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆94Updated 3 weeks ago
- Archives of SystemC from The Ground Up Book Exercises☆27Updated last year
- A repository for SystemC Learning examples☆62Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆48Updated 3 weeks ago
- Example code for Modern SystemC using Modern C++☆58Updated last year
- ☆37Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆58Updated last week
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆24Updated last month
- RISC-V Virtual Prototype☆36Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Ratatoskr NoC Simulator☆20Updated 3 years ago
- Brief SystemC getting started tutorial☆81Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Advanced Architecture Labs with CVA6☆48Updated 9 months ago
- DUTH RISC-V Microprocessor☆19Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- ☆12Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Connecting SystemC with SystemVerilog☆36Updated 12 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆15Updated 11 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year