asinghani / pifive-cpuLinks
RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
☆10Updated 3 years ago
Alternatives and similar repositories for pifive-cpu
Users that are interested in pifive-cpu are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆21Updated 3 months ago
- ☆16Updated 3 weeks ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Wrapper for ETH Ariane Core☆20Updated 4 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- ☆22Updated last year
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆18Updated 4 years ago
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆14Updated 2 weeks ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆26Updated last month
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 5 years ago
- ☆30Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆65Updated 2 months ago
- ☆70Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last month
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Dual-issue RV64IM processor for fun & learning☆62Updated 2 years ago