RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
☆10Dec 29, 2021Updated 4 years ago
Alternatives and similar repositories for pifive-cpu
Users that are interested in pifive-cpu are comparing it to the libraries listed below
Sorting:
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Nov 13, 2025Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Upscale Twitch stream and restream into Twitch or RTMP or File.☆16Sep 16, 2023Updated 2 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"☆18Jul 30, 2019Updated 6 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 4 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆31Jun 1, 2022Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆28Mar 3, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- A Machine Learning Framework for High Performance written in Rust☆28Sep 1, 2022Updated 3 years ago
- Implementation of NEAT(NeuroEvolution of Augmenting Topologies) algorithm in Rust☆29Aug 22, 2021Updated 4 years ago