GATECH-EIC / DNN-Chip-PredictorLinks
[ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architectures
☆25Updated 2 years ago
Alternatives and similar repositories for DNN-Chip-Predictor
Users that are interested in DNN-Chip-Predictor are comparing it to the libraries listed below
Sorting:
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- ☆71Updated 5 years ago
- ☆41Updated last year
- ☆18Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆27Updated 3 months ago
- ☆71Updated 2 years ago
- ☆33Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆35Updated 5 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆33Updated 6 years ago
- ☆16Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆23Updated last year
- ☆15Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- Heterogenous ML accelerator☆18Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆80Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- ☆10Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago