GATECH-EIC / DNN-Chip-Predictor
[ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architectures
☆22Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for DNN-Chip-Predictor
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- ☆24Updated 8 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated last year
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆18Updated last year
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- ☆32Updated 5 years ago
- ☆19Updated 3 years ago
- ☆34Updated 4 months ago
- ☆23Updated 3 years ago
- ☆18Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆33Updated 3 years ago
- ☆15Updated 3 years ago
- ☆69Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆12Updated last year
- ☆25Updated 7 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Open-source of MSD framework☆14Updated last year
- ☆10Updated last month
- ☆33Updated 3 years ago
- ☆30Updated 4 years ago
- ☆31Updated 3 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆12Updated 2 months ago
- ☆8Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago