Cycle Accurate Network-on-Chip Simulator
☆38Jul 11, 2026Updated 4 months ago
Alternatives and similar repositories for PAT-Noxim
Users that are interested in PAT-Noxim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Network on Chip Simulator☆342Oct 29, 2026Updated last week
- Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems☆13Apr 25, 2023Updated 3 years ago
- HB-NPU simulator runs the HB-DRAM PNM accelerator, HB-NPU, based on DRAMsim3 open source DRAM simulator.☆14Oct 21, 2026Updated 3 weeks ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆24Aug 10, 2018Updated 8 years ago
- HLS for Networks-on-Chip☆40Feb 18, 2021Updated 5 years ago
- Python wrapper for the timeloop project.☆11Oct 3, 2025Updated last year
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆33Feb 6, 2023Updated 3 years ago
- BookSim 2.0☆488Jun 24, 2024Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Network on Chip for MPSoC☆30Updated this week
- A toolchain for rapid design space exploration of chiplet architectures☆94Jul 25, 2025Updated last year
- ☆15Oct 27, 2026Updated 2 weeks ago
- ☆13May 21, 2020Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 11 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆19Jun 9, 2025Updated last year
- Python script to run noxim (https://github.com/davidepatti/noxim) in a simple and better way☆10Dec 18, 2018Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- ☆12Sep 18, 2024Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Updated this week
- HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.☆13Dec 12, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆90Apr 28, 2024Updated 2 years ago
- Tool for optimize CNN blocking☆96Mar 22, 2020Updated 6 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆30Dec 18, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 7 years ago
- NoC simulation using gem5 (a simple tul)☆16Mar 23, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆72Oct 15, 2026Updated 3 weeks ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated 2 months ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 12 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆409Oct 23, 2026Updated 2 weeks ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
Are these results useful?