dldldlfma / eyeriss_v1Links
☆12Updated 5 years ago
Alternatives and similar repositories for eyeriss_v1
Users that are interested in eyeriss_v1 are comparing it to the libraries listed below
Sorting:
- ☆111Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆65Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- ☆39Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago