dldldlfma / eyeriss_v1Links
☆12Updated 6 years ago
Alternatives and similar repositories for eyeriss_v1
Users that are interested in eyeriss_v1 are comparing it to the libraries listed below
Sorting:
- ☆116Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆166Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆193Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆105Updated last month
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- Convolutional accelerator kernel, target ASIC & FPGA☆225Updated 2 years ago
- ☆42Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- IC implementation of Systolic Array for TPU☆277Updated 11 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆189Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆200Updated 5 years ago
- IC implementation of TPU☆131Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 3×3脉动阵列乘法器