dldldlfma / eyeriss_v1Links
☆12Updated 5 years ago
Alternatives and similar repositories for eyeriss_v1
Users that are interested in eyeriss_v1 are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆112Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆65Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- ☆39Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- ☆44Updated 2 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago