dldldlfma / eyeriss_v1Links
☆12Updated 6 years ago
Alternatives and similar repositories for eyeriss_v1
Users that are interested in eyeriss_v1 are comparing it to the libraries listed below
Sorting:
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆113Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆191Updated 7 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆97Updated last month
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- IC implementation of Systolic Array for TPU☆272Updated 10 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- ☆43Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆127Updated 6 months ago
- IC implementation of TPU☆129Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- ☆65Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago