dldldlfma / eyeriss_v1
☆11Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for eyeriss_v1
- ☆93Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆69Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆37Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- IC implementation of Systolic Array for TPU☆155Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- ☆60Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆168Updated last year
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Design some simple RISV-V cores via verilog and vivado. 复旦大学《计算机与智能处理器体系结构 AI Core and RISC Architecture》Projects☆14Updated 3 years ago
- tpu-systolic-array-weight-stationary☆19Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆120Updated 8 months ago
- A CNN accelerator design inspired by MIT Eyeriss project☆17Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- ☆69Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago