Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.
☆13Apr 18, 2026Updated 6 months ago
Alternatives and similar repositories for RISC-V-SoC-Design
Users that are interested in RISC-V-SoC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆36Jan 1, 2023Updated 3 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆13Mar 10, 2023Updated 3 years ago
- 《自己动手写编译器、链接器》的前5章的linux实现☆11Feb 9, 2021Updated 5 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- ☆20Aug 22, 2022Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- ☆24Sep 26, 2025Updated last year
- ☆11Jun 29, 2021Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- ☆19Aug 11, 2022Updated 4 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- Materials for streaming article☆11Nov 7, 2019Updated 7 years ago
- ☆14Nov 13, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- xspcomm encapsulates the DPI-based digital circuit and provides various high-level language operation interfaces.☆10Oct 24, 2026Updated 2 weeks ago
- Panda with Deep Reinforcement Learning Simulation Environment Webots☆10Apr 29, 2021Updated 5 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- This code is for our ICML 2020 paper "On the Number of Linear Regions of Convolutional Neural Networks."☆13Aug 5, 2020Updated 6 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 11 months ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- Mindean is a lightweight, open-source mind map management platform.☆13Mar 14, 2026Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆10Nov 4, 2022Updated 4 years ago
- An 8 input interrupt controller written in Verilog.☆31Mar 22, 2012Updated 14 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- ☆13Oct 8, 2024Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆17Dec 29, 2016Updated 9 years ago
- ☆22Jul 14, 2026Updated 3 months ago
- Easily deploy your rwkv model☆19May 5, 2023Updated 3 years ago
Are these results useful?