Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.
☆13Oct 31, 2021Updated 4 years ago
Alternatives and similar repositories for RISC-V-SoC-Design
Users that are interested in RISC-V-SoC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A scalable Eyeriss model in SystemC.☆34Jan 1, 2023Updated 3 years ago
- 《自己动手写编译器、链接器》的前5章的linux实现☆11Feb 9, 2021Updated 5 years ago
- ☆11Jun 29, 2021Updated 4 years ago
- Materials for streaming article☆11Nov 7, 2019Updated 6 years ago
- Panda with Deep Reinforcement Learning Simulation Environment Webots☆10Apr 29, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- USB 1.1 Host and Function IP core☆25Jul 17, 2014Updated 11 years ago
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 3 months ago
- This code is for our ICML 2020 paper "On the Number of Linear Regions of Convolutional Neural Networks."☆13Aug 5, 2020Updated 5 years ago
- Easily deploy your rwkv model☆19May 5, 2023Updated 2 years ago
- Argument parser for C++☆17Feb 16, 2026Updated last month
- ☆14Oct 8, 2024Updated last year
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- wasm-interface-types supplement & compiler of wasmedge☆17Aug 25, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code for High-Capacity Expert Binary Networks (ICLR 2021).☆27Dec 3, 2021Updated 4 years ago
- A simple RISC-V CPU written in Verilog.☆71Mar 16, 2026Updated 2 weeks ago
- ☆19Jun 17, 2022Updated 3 years ago
- batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.☆28Jan 29, 2026Updated 2 months ago
- Boost.org any module☆36Mar 11, 2026Updated 2 weeks ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆40Jul 9, 2015Updated 10 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆33Oct 12, 2025Updated 5 months ago
- 「jf open 粉圓」是基於 Kosugi Maru 改作， 由 justfont 設計師針對台灣日常應用加以優化的開源字型。 歡迎大家自由應用、自由優化、自由改做！☆14Apr 23, 2020Updated 5 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Docker container with tools for the Timeloop/Accelergy tutorial☆23Apr 17, 2024Updated last year
- RISC-V user-mode emulator that runs DooM☆58Apr 27, 2019Updated 6 years ago
- Let's write some Advent of Code in OCaml☆16Nov 28, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- NAS Benchmark in "Prioritized Architecture Sampling with Monto-Carlo Tree Search", CVPR2021☆37Aug 24, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 在 MPV 觀看巴哈姆特動畫瘋時，可以支援彈幕列表☆14Feb 10, 2024Updated 2 years ago
- ☆18Aug 16, 2025Updated 7 months ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- ☆40Oct 12, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 6 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- PMD and VMD file collection for MMD (MikuMikuDance)☆45Nov 17, 2017Updated 8 years ago