pulp-platform / hier-icache
☆11Updated 8 months ago
Related projects ⓘ
Alternatives and complementary repositories for hier-icache
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated last week
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆15Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Network on Chip for MPSoC☆25Updated last week
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆16Updated 5 years ago
- double_fpu_verilog☆15Updated 10 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 2 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- NoC based MPSoC☆10Updated 10 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Simple demo showing how to use the ping pong FIFO☆13Updated 8 years ago
- Generic AXI master stub☆19Updated 10 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆11Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 2 weeks ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 9 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- ☆20Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- JPEG Compression RTL implementation☆9Updated 7 years ago