pulp-platform / hier-icacheLinks
☆13Updated 8 months ago
Alternatives and similar repositories for hier-icache
Users that are interested in hier-icache are comparing it to the libraries listed below
Sorting:
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- ☆12Updated 9 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆19Updated last week
- ☆10Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Updated 11 years ago
- ☆30Updated last month
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- ☆16Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 9 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 4 months ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- ☆21Updated 6 years ago