maestro-project / magmaLinks
☆19Updated 3 years ago
Alternatives and similar repositories for magma
Users that are interested in magma are comparing it to the libraries listed below
Sorting:
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆42Updated last year
- ☆29Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- ☆32Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆146Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆70Updated 3 weeks ago
- ☆32Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆52Updated 4 months ago
- ☆62Updated 9 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- agile hardware-software co-design☆52Updated 4 years ago
- ☆13Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- ☆16Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago